Printer Friendly

Unisys selects Denali for PCI Express interface development.

Denali Software, Inc., a provider of electronic design automation (EDA) tools and intellectual property (IP) for chip interface design and verification, recently announced that Unisys Corporation (NYSE:UIS) has licensed Denali's PCI Express verification tools for the development of the PCI Express interfaces in its next-generation ES7000 server chips. Unisys engineers are using Denali's PureSpec verification IP to model, simulate, and verify the interface between Unisys chips and other PCI Express compliant devices. By using Denali's PureSpec solution, Unisys engineers can expose potential interoperability bugs early in the development cycle before the designs are implemented in silicon, saving valuable development time and resulting in faster time-to-market with a higher quality end product.

"Denali continues to be a key innovator with tools and technology for interface modeling and interoperability verification," said Diep Nguyen, Hardware Engineer Manager at Unisys Corporation. "Using Denali's PureSpec helps us verify that our designs are compliant with the PCI Express standard and interoperable with other PCI Express implementations."

Unisys is a worldwide information technology services and solutions company. Inspired by mainframe designs, the ES7000 delivers very high levels of power, availability, agility and simplicity Intel-based environments. Based on the Unisys Cellular MultiProcessing (CMP) architecture, the ES7000 scales up to 32 Intel processors in Microsoft Windows 2000 and Windows Server 2003 Datacenter Edition operating environments. Unisys ES7000 servers are built for solutions that support large databases and large numbers of users with high I/O throughput and enterprise-capable scalability, performance and resilience. They combine self-management characteristics with the ability to consolidate applications and databases to reduce total cost of ownership and complexity in the data center.

"Our role is to provide industry leaders such as Unisys with tools for designing and verifying chips that incorporate the PCI Express standard," said David Lin, vice president of strategic marketing for Denali. "A key part of this enablement is ensuring that these chip designs are interoperable with other PCI Express devices. Widespread use of the PureSpec product in the industry helps our customers to coordinate verification efforts and achieve pre-silicon interoperability verification."

PCI Express technology is the new industry-standard I/O targeted to provide local connectivity across desktop, mobile, enterprise and communications platforms. PCI Express resides at the center of enterprise interconnect innovations anticipated across storage, networking, and clustering and workstations. Next-generation servers, utilizing PCI Express technology, will offer powerful and cost-effective computing platforms, scalable hardware building blocks, market-tested best-of-breed solutions, and enterprise-class reliability, availability, serviceability and manageability.

PureSpec is the leading verification IP product used by chip designers to simulate, and verify PCI Express and Advanced Switching design interfaces. For PCI Express, PureSpec models all devices in the topology, including the root complex, switch, endpoint, and PCI Express to PCI bridge. Within PureSpec, all protocol layers (physical, data link, transaction) of the PCI Express specification are completely modeled and can be simulated concurrently or independently. The product contains thousands of assertions that are monitored during simulation to ensure compliance with the PCI Express specification, and interoperability with other PCI Express devices. The PureSpec product is built on the proven product architecture of Denali's MMAV product, which has been used to verify complex memory interfaces for thousands of successful designs, and provides seamless integrations to all popular EDA tools and verification languages. Proven product platform, dedicated customer support, and unmatched EDA modeling and verification expertise make PureSpec the best-in-class verification IP solution for PCI Express designs.
COPYRIGHT 2003 Millin Publishing, Inc.
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2003, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

Article Details
Printer friendly Cite/link Email Feedback
Publication:EDP Weekly's IT Monitor
Geographic Code:1USA
Date:Dec 15, 2003
Words:565
Previous Article:Cisco scales the IP/MPLS core and speeds service delivery at the network edge.
Next Article:Hitachi Data Systems deploys Changepoint to support Global Solution Services Business.
Topics:


Related Articles
GDA technologies selected by QLogic for PCI express cores.
Denali's PureSpec used by Agere for PCI Express interface verification.
Cray implements Denali's Databahn memory controller cores, uses MMAV software for memory modeling and simulation.
Sony chooses ATI's RADEON 'R' X600 XT graphics for eight PCS.
PCI Express: connectivity for the next generation.

Terms of use | Privacy policy | Copyright © 2020 Farlex, Inc. | Feedback | For webmasters