Toshiba leads in 65-nanometer CMOS process technology with lowest power consumption transistor for mobile products.
Toshiba leads the semiconductor industry in the development of advanced process technology, including 90nm CMOS process technology for mass production of systems LSIs. Last December, Toshiba, with Sony Corporation, announced the development of the world's first 65-nanometer (nm) CMOS process technology for embedded DRAM system LSIs for high performance products. Today's announcement of a 65nm process technology suited to next generation mobile products, which must combine high-speed performance with low power consumption, confirms Toshiba's continuing lead in essential technologies for advanced generations of system LSIs.
The thickness of the gate dielectric in LSI grows progressively thinner with each new generation of CMOS process technology. However, that thinness can cause larger gate leakage current. This is emerging as a critical issue, especially in low power products, such as mobile terminals, and it has spurred a search for thicker gate dielectric materials offering the same performance as SiO2. HfSiON, nitrided hafnium silicate, is recognized as a promising material, but there are few reports of any practical fabrication process that can be applied to mass production. Toshiba has developed a fabrication process for HfSiON gate dielectric film for 65nm low power CMOS applications and confirmed its characteristic with an experimentally fabricated LSI with 50nm gate-length CMOS transistors.
|Printer friendly Cite/link Email Feedback|
|Publication:||EDP Weekly's IT Monitor|
|Date:||Jun 16, 2003|
|Previous Article:||Dataram first to market 4GB upgrade for Sun Fire V210 and V240 servers.|
|Next Article:||IBM, Infineon develop most advanced MRAM technology to date.|