Printer Friendly

TSQWARE OFFERS GO-FASTER CHIPS IP PROCESSING.

Now funded to the tune of $21m, ASIC start-up Tsqware Inc has announced its first processor designed specifically to process IP packets for in switches, routers, network concentrators and other communications equipment. It claims to be able to switch, or move, one million bits of data per million processor instructions and has applied supercomputing techniques to achieve it. Borrowing from the supercomputing world it processes arrays or vectors of data rather than single operations at one time. The 12 million transistor Edge processor and Concentrator chips which use Sparc RISC cores cost from $250 and $30 for 1,000-up. Edge is available now, Concentrator in the first quarter of next year. The Santa Clara, California-based company raised a further $12m earlier this week. Its one public win is Newbridge Networks spin- out Northchurch. It says the big companies have NDA'd their commitments. PMC-Cierra and Motorola are its competitors.
COPYRIGHT 1998 Datamonitor
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 1998 Gale, Cengage Learning. All rights reserved.

Article Details
Printer friendly Cite/link Email Feedback
Publication:Computergram International
Geographic Code:1USA
Date:Nov 4, 1998
Words:148
Previous Article:E*TRADE ADDS WARBURG PINCUS FUNDS TO ITS OFFERINGS.
Next Article:PEOPLESOFT EXPANDS INTERNATIONALLY.
Topics:


Related Articles
ACER LABS LICENSES BLUETOOTH RADIO TECHNOLOGY FROM NEWLOGIC.
Agere Systems announces world's fastest switching chip.
Texas Instruments teams with Silicon Logic Engineering to strengthen ASIC offering.
TI/SILICON LOGIC ENGINEERING TO DEVELOP ASIC DEVICES.
Gigabit Ethernet and transport offload: transport offload engines help relieve TCP processing burden for Gigabit Ethernet. (Connectivity).
BROADCOM'S NEW IP CHIP BRINGS FEATURES TO MIDRANGE PHONES.
BROADCOM'S VOIP SOLUTIONS NOW AVAILABLE IN TCL PRODUCTS.
SYNOPSIS ACHIEVES 65-NM PCIE/90-NM USB COMPLIANCE.
SYNOPSYS UNVEILS USB 2.0 PHY IP FOR 45-NANOMETER PROCESS.

Terms of use | Privacy policy | Copyright © 2021 Farlex, Inc. | Feedback | For webmasters |