Printer Friendly


 WILSONVILLE, Ore., Aug. 3 /PRNewswire/ -- Continuing to increase the efficiency, accuracy and predictability of top-down design, Mentor Graphics today introduced the QuickVHDL(TM) Simulation Family. This group of high-performance, high-capacity, 100 percent complete, direct compiled code VHDL simulators forms the basis for a new VHDL simulation architecture and strategy for Mentor Graphics, and spans ASIC, IC and system design environments.
 "Today's advanced real-world applications are beginning to require full system simulation, and as a result require a VHDL simulation environment able to handle multi-vendor ASICs and ICs," stated David Chen, Mentor Graphics' vice president of marketing. The QuickVHDL Simulation Family, which is the basis of future VHDL simulation architecture for Mentor Graphics, also includes QuickVHDL Pro System and QuickVHDL Pro IC.
 The QuickVHDL family results from a joint technology agreement between Mentor Graphics and Model Technology Inc. (MTI), Beaverton. The cornerstone of the newly introduced Mentor Graphics Quick VHDL Simulation Family, QuickVHDL yields simulation speed improvements of 5 to 20X that of interpreted VHDL simulators, and 2 to 10X that of C-compiled VHDL simulators. QuickVHDL combines MTI's Direct Compiled Code VHDL simulation technology with Mentor Graphics' families of powerful top-down and simulation tools. QuickVHDL, the fastest VHDL simulator available today, is integrated into Mentor Graphics' Top Down Design-Solver(TM).
 "Designers today are working with systems characterized by multi- million-gate technology -- designs that incorporate many complex ASICs and microprocessors. Unfortunately, today's simulation solutions cannot meet these rigorous technology demands. For example, in top-down design, customers have told us that up to 80 percent of their time is spent in the initial VHDL modeling and debugging loop. QuickVHDL reduces compile and simulation times by over an order of magnitude compared to first-generation VHDL simulators," said Chen.
 "A standalone simulator, however, is not sufficient to meet designers' needs," Chen continued. "Integration with design entry and synthesis is extremely important." QuickVHDL is integrated with Mentor Graphics' Design Architect(TM) for high-level graphical entry and automatic VHDL generation. It is also tightly integrated with AutoLogic(TM) for synthesis and backed by the industry's leading and most advanced ASIC libraries, resulting in a highly efficient design flow for high-level designs.
 "Any vendor who wants to compete in CAE today must have high- performance, low-cost, 100 percent compliant VHDL simulation. But to lead this market, suppliers must offer tight links to logic synthesis and foundry-certified ASIC libraries," stated Eric J. Brysk, Collett International Inc.'s director of consulting.
 QuickVHDL is supported by the VHDL Technology Group's Std_DevelopersKit(TM), a series of packages with pre-defined functions which are used by a large number of VHDL designers to help speed design development. "We are excited about Mentor Graphics' introduction of this joint technology effort with Model Technology. We feel that this will be a welcome addition to the VHDL community and are pleased to be able to provide our Std_DevelopersKit supporting QuickVHDL," said William Billowitch, president of VHDL Technology Group, a leading provider of VHDL model development tools and services.

Direct-Compiled VHDL Plus Integration for Design Entry and Synthesis
 Provides Powerful Solution for VHDL Simulation Bottlenecks
 Direct-compiled VHDL simulation technology allows VHDL to be compiled into generic RISC (reduced instruction set compiler) instructions, which are then mapped into the instruction set of the workstations that the simulation is executed on. This approach deletes time-consuming steps required in first-generation VHDL solutions by enabling designers to avoid interpreted data structures or having to translate VHDL to C. It also allows a machine-independent architecture which a native compiled code approach lacks. The result is faster compile and simulation speeds than have been possible before.
 QuickVHDL includes the direct compiled code VHDL simulator, VHDL Design Extractor(TM), Synthesis Compiler(TM), and Co-Simulation Interface(TM). The VHDL Design Extractor allows Design Architect to capture, compile and analyze VHDL and structure for simulation. The Synthesis Compiler ensures that designs can be synthesized with AutoLogic. The Synthesis Compiler provides the ability to check VHDL for synthesis compliance early in the design cycle, freeing designers from having to invoke a synthesis tool just to check the design.
 QuickVHDL will be available Sept. 15, 1993 on Sun SPARC, and HP-PA platforms. Pricing is $19,950.
 New Family of Products, VHDL Simulation Architecture
 Quick VHDL Pro System includes all the features of QuickVHDL plus access to all AMP(TM)-based ASIC libraries and board-level models via Mentor Graphics' QuickSim II(R) simulator. Coupled with QuickSim II for fast gate-level sign-off simulation, QuickVHDL Pro System provides a complete solution for the VHDL to gates design cycle for both ASIC and board designs. QuickVHDL Pro System will be available Sept. 15, 1993 on Sun SPARC and HP-PA platforms. Pricing is $29,950.
 QuickVHDL Pro IC includes all the features of QuickVHDL combined with the ability to run M models, gate-level Lsim(TM) primitives, switch- level models, SPICE models and switched capacitor models via the Lsim simulator. Coupled with the mixed-signal, multi-level simulation capabilities of Lsim, QuickVHDL Pro IC provides IC designers with a complete simulation solution from VHDL to gates to transistors. It will be available in Dec. 1993 on Sun SPARC and HP-PA platforms. Pricing is $29,950.
 Mentor Graphics Corp. (NASDAQ: MENT), Wilsonville, was established in 1981 to design, manufacture, market and support electronic design automation (EDA) systems. The company is a leader in worldwide EDA sales, with revenues of $332,621,000 over the last reported 12 months. The company currently employs approximately 2,100 people worldwide. In addition to its corporate offices, Mentor Graphics has sales and support offices in locations worldwide. The company's headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, OR 97070-7777.
 -0- 8/3/93
 /CONTACT: Laura Barber, Corporate Communications, of Mentor Graphics Corp., 503-685-1809; or Sonia Harrison, Public Relations, of KVO Inc., 503-221-2369, for Mentor Graphics/

CO: Mentor Graphics ST: Oregon IN: CPR SU: PDT

JH-LM -- SE004 -- 8705 08/03/93 08:11 EDT
COPYRIGHT 1993 PR Newswire Association LLC
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 1993 Gale, Cengage Learning. All rights reserved.

Article Details
Printer friendly Cite/link Email Feedback
Publication:PR Newswire
Date:Aug 3, 1993

Terms of use | Copyright © 2017 Farlex, Inc. | Feedback | For webmasters