Printer Friendly

Lexra Announces Silicon-Proven EJTAG Debug Capability; First RISC Core Running MIPS ISA to Achieve Full EJTAG Support.

WALTHAM, Mass.--(BUSINESS WIRE)--July 6, 1999--

Lexra announced today that together with partner Embedded Performance Inc. (EPI), they have demonstrated a complete working hardware system incorporating Lexra's LX4180 RISC core and EPI's EJTAG-based emulation and debug system.

The combination of Lexra's processor core and EPI's EJTAG debug system is the first implementation to fully support the EJTAG specification. The open EJTAG standard was created to allow MIPS(R)(a) third-party tool vendors to support complex software/system debugging functions for processor cores that are integrated into larger system-on-chip designs.

"We are very pleased to have EPI as our long term partner. They assisted us in the development of this critical capability for our mutual customers," said Charlie Cheng, president and CEO of Lexra.

According to Charlie Hauck, vice president of engineering for Lexra, "EJTAG gives our customers the capability to shorten time-to-market by dramatically increasing the debugging capability for software based on deeply-embedded Lexra processor cores. This is a complex system that Lexra could not have developed without EPI's cooperation."

The EJTAG functionality has been demonstrated through first customer shipments of Lexra's LX4180 core and EPI's EJTAG system. Lexra's core implements all required features in the EJTAG specification version 2.0.0. The core supports key software debugging features such as conditional breakpoints, PC trace, single stepping, and up to 48 hardware breakpoints. Lexra customers can configure the exact EJTAG functionality they need for their application. Both companies plan to support processor cores and EJTAG systems from other vendors who support the MIPS Instruction Set Architecture.

"The excellent teamwork between EPI and Lexra engineers allowed us to deliver a working EJTAG solution to an important customer on schedule," said Norbert Laengrich, CEO of EPI. "We are happy to have Lexra as a partner, and are pleased that they chose to add the industry standard EJTAG debug support to their cores."

Ric Vilbig, director of engineering for EPI, stated, "Without Lexra's commitment to joint development, we would not have been able to meet the schedule for our customer. The close working relationship between Lexra and EPI allowed us to co-develop our EJTAG emulation tools concurrently with Lexra developing the EJTAG extensions to their core."

System-on-chip designs create many new development challenges, one of which is how to debug software running on a processor core that is embedded in an ASIC. Under this new development paradigm, one can no longer assume the processor is a separate chip, with a standard set of I/O pins that can be accessed by third party debug systems. EJTAG is an open standard created by the MIPS consortium and third party tool developers to address this issue, and to enable third party tool vendors to support debug functions for processor cores embedded into larger ASICs. EPI was instrumental in shaping the EJTAG standard.

Lexra's LX4180 RISC core with the optional EJTAG functional block is available today, and is priced at $400,000.

EPI is making a separate detailed announcement of the EJTAG emulation and debug system. Single unit prices will range from $2,495 to $5,995 for EJTAG emulators supporting the Lexra cores. EPI provides a complete development solution for Lexra cores. Products include development boards, a full software toolkit, board support packages for popular real-time operating systems, target-resident debug kernels, a full-featured source-level debugger, and the EJTAG emulator. EPI is an industry leader in development tools for RISC processors, and has supported the MIPS architecture since 1991. For more information, visit www.epitools.com.

About Lexra

Lexra, Inc. is a leading microprocessor developer specializing in RISC and DSP cores for the embedded market. In addition to competitive performance, small die size and low power consumption, Lexra's processor cores are also easy to use, easy to port and provide customers with cost effective solutions. Lexra is headquartered in Waltham, Mass. Further information can be found at http://www.lexra.com.

(a) MIPS, MIPS I, MIPS16, R3000, and other MIPS common law marks are

trademarks and/or registered trademarks of MIPS Technologies,

Inc. Lexra, Inc. is not associated with MIPS Technologies, Inc.

in any way. Unaligned loads & stores are not supported in

hardware.
COPYRIGHT 1999 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 1999, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Geographic Code:1USA
Date:Jul 6, 1999
Words:688
Previous Article:Madge Extends Token Ring Adapter Support For Linux; Madge continues its support for customers utilizing Linux operating system.
Next Article:Campus Bookstores Nationwide Move Online Through VarsityBooks.com Partnership Program.
Topics:


Related Articles
Lexra Announces Next Generation Embedded RISC Core; The LX4180 Sets Performance, Functionality, and Ease-of-use Standards For System-on-a-Chip.
New Emulator Targets SOC Devices.
Mentor Graphics and MIPS Technologies Unveil Complete Solution for Pre- to Post-Silicon SoC Development.
EPI Announces Development of Emulator and Debugger Tools for Lexra NetVortex Network Processors.
EPI Announces Emulator Support for Cirrus Logic Maverick Family; EPI Provides Leading-Edge Emulator Technology to ARM's ARM7 and ARM9 Microprocessor...
Wind River Expands Hardware Assisted Tools Strategy, Supports MIPS, Hitachi, ARM Processor Families With Comprehensive, Fully-Integrated Tool Suite.
Green Hills Is First Third Party To Support Motorola's StarCore- Based MSC8101 With Integrated Development Environment And Optimizing Compiler.
NEW HARDWARE/SOFTWARE DEVELOPMENT BOARD SPEEDS DESIGN AND VERIFICATION OF SYSTEM-ON-CHIP ASICS.
Complete software dev system from Green Hills available for Intrinsity's 2 GHz embedded processors.
SuperH SH4-202 CPU core achieves Silver IP status at UMC; hard-macro in 0.13um CMOS achieves 266MHz.

Terms of use | Copyright © 2018 Farlex, Inc. | Feedback | For webmasters