Printer Friendly

Articles from International Journal of Reconfigurable Computing (January 1, 2018)

1-12 out of 12 article(s)
Title Author Type Words
Algorithm and Architecture Optimization for 2D Discrete Fourier Transforms with Simultaneous Edge Artifact Removal. Mahmood, Faisal; Toots, Mart; Ofverstedt, Lars-Goran; Skoglund, Ulf 9357
Corrigendum to "An Impulse-C Hardware Accelerator for Packet Classification Based on Fine/Coarse Grain Optimization". Ahmed, O.; Areibi, S.; Collier, R.; Grewal, G. Correction notice 198
Corrigendum to "Hardware Accelerators Targeting a Novel Group Based Packet Classification Algorithm". Ahmed, O.; Areibi, S.; Grewal, G. Correction notice 312
Corrigendum to "PCIU: Hardware Implementations of an Efficient Packet Classification Algorithm with an Incremental Update Capability". Ahmed, O.; Areibi, S.; Chattha, K.; Kelly, B. Correction notice 243
Design of FPGA-Based Accelerator for Convolutional Neural Network under Heterogeneous Computing Framework with OpenCL. Luo, Li; Wu, Yakun; Qiao, Fei; Yang, Yi; Wei, Qi; Zhou, Xiaobo; Fan, Yongkai; Xu, Shuzheng; Liu, Xin 5356
Exploiting Partial Reconfiguration through PCIe for a Microphone Array Network Emulator. Silva, Bruno da; Braeken, An; Dominguez, Federico; Touhafi, Abdellah 10979
FPGA Implementation of Reconfigurable Finite State Machine with Input Multiplexing Architecture Using Hungarian Method. Das, Nitish; Priya, P. Aruna 9807
Modelling and Assertion-Based Verification of Run-Time Reconfigurable Designs Using Functional Programming Abstractions. Uchevler, Bahram N.; Svarstad, Kjetil 14952
On a Real-Time Blind Signal Separation Noise Reduction System. Yiu, Ka Fai Cedric; Low, Siow Yong 5116
Reconfigurable Network Stream Processing on Virtualized FPGA Resources. Chen, Qianqiao; Mishra, Vaibhawa; Nunez-Yanez, Jose; Zervas, Georgios 5581
RP-Ring: A Heterogeneous Multi-FPGA Accelerator. Guo, Shuaizhi; Wang, Tianqi; Tao, Linfeng; Tian, Teng; Xiang, Zikun; Jin, Xi 5504
Toward the Implementation of an ASIC-Like System on FPGA for Real-Time Video Processing with Power Reduction. Kechiche, Lilia; Touil, Lamjed; Ouni, Bouraoui 7985

Terms of use | Privacy policy | Copyright © 2019 Farlex, Inc. | Feedback | For webmasters