Printer Friendly

High Performance DDR3 SDRAM Controller from Eureka Technology Supports AHB and AXI Bus Interface.

LOS ALTOS, Calif. -- Eureka Technology Inc., a leading provider of system connectivity intellectual property (IP) cores, today announced its latest DDR3 SDRAM controller core for high performance ASIC/SoC applications.

DDR3 is the latest SDRAM technology with significantly higher data bandwidth and improved power saving over the previous SDRAM generations. Eureka's DDR3 SDRAM controller is designed specifically to harness the performance advantage of the DDR3 SDRAM. It employs high speed design techniques such as fast page access, pipeline design and smart arbitration. The controller supports both DDR2 and DDR3 SDRAMs to enable a smooth transition between the two SDRAM technologies. The highly programmable IP core preserves our customer's investment in the new DDR3 technology as the SDRAM technology continues to evolve.

"Eureka Technology has provided SDRAM controller solutions to customers for over 10 years," said Simon Lau, President of Eureka Technology. "The latest DDR3 SDRAM controller is built upon this tradition of high performance and highly customizable memory subsystem design. The many optional features available in this IP core differentiate itself by providing different configurations of the IP core to meet each and every customer's application requirements."

The DDR3 controller is licensed in Verilog or VHDL RTL code format. It is synthesizable to virtually any ASIC and FPGA technology and supports the standard DFI PHY interface for easy system integration. Customers of this IP core can choose among many optional features to configure the IP core to their exact specification. Optional features include different user interfaces such as AXI, AHB and generic user interface. The core is available as a single port SDRAM controller or a multi-port SDRAM controller with different bus interfaces at different bus clock speed sharing the same memory.

For ordering and information about the DDR3 SDRAM controller, please visit http://www.eurekatech.com/products/memory/default.htm or contact Eureka Technology at info@eurekatech.com

About Eureka Technology

Eureka Technology Inc. is a leading provider of Intellectual Property (IP) cores to ASIC/SoC, FPGA and system designers. The company develops and markets innovative IP solutions that enable its customers to create and produce differentiating products with the fastest time to market. Eureka offers a broad range of silicon proven system connectivity IP and core logic functions to be used with different CPU and standard interfaces like PCI/PCIe(TM), AXI(TM), AHB(TM), PowerPC(TM), SD/SDIO/MMC(TM), CompactFlash(TM), SDRAM, SLC/MLC NAND Flash and others. These IP cores offer advanced and optional features that address the high performance requirements of each application at significantly reduced cost. Located in the heart of Silicon Valley, California, Eureka Technology has licensed hundreds of IP cores to leading semiconductor and system companies worldwide. For more information, please visit our website at http://www.eurekatech.com or send an email to info@eurekatech.com.

Eureka Technology and its logo are trademarks of Eureka Technology Inc. All other trademarks are properties of their respective owners.
COPYRIGHT 2008 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2008 Gale, Cengage Learning. All rights reserved.

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Sep 8, 2008
Words:486
Previous Article:DeviceAnywhere Demonstrates Mobile Application, Testing, Automation and Monitoring on Real Devices at CTIA Wireless IT & Entertainment.
Next Article:EA and Warner Bros. Interactive Entertainment Confirm Harry Potter and the Half-Blood Prince Video Game to Ship with Film in Summer 09.
Topics:


Related Articles
SANYO LICENSES JAVA-ENABLED ARM MICROPROCESSOR CORE FOR PORTABLE APPLIANCES.
LSI SHORTENS RAPIDCHIP DESIGN TIME WITH SYSTEM COREWARE IP.
CAST DEBUTS 1394A IP CORE FOR DIGITAL CONNECTIONS.
Renesas' SH7780 microprocessor incorporates SH-4A CPU core and PCI bus controller.
LSI LOGIC COMPLETES CHARACTERIZATION OF MEMORY INTERFACE CORES.
SYNOPSYS ADDS DESIGNWARE VERIFICATION IP FOR AMBA 3 AXI.
DESIGNWARE BRIDGE FOR PCI EXPRESS TO AMBA 2.0 AHB DEBUTS.
MOSAID UNVEILS DDR SDRAM CONTROLLER IN 65NM PROCESS TECH.
SYNOPSIS ENHANCES DESIGNWARE FOR AMBA2, AMBA3 AXI PROTOCOLS.
DENALI UNVEILS ONFI 2.0 MEMORY CONTROLLER/VERIFICATION SUITES.

Terms of use | Copyright © 2017 Farlex, Inc. | Feedback | For webmasters