Printer Friendly

Fujitsu Deploys 65nm Reference Design Flow Based on Cadence Encounter GXL Technology; Fujitsu Extends Consecutive First Silicon Success with 150 ASIC Tapeouts.

SAN JOSE, Calif. -- First graph, first sentence should read: Cadence Design Systems, Inc. (NASDAQ:CDNS) today announced that Fujitsu Limited has adopted... (sted announced that Fujitsu has adopted...).

Third graph, second sentence should read: As a result of this collaboration... (sted As a result of this joint collaboration...).

The corrected release reads:


Cadence Design Systems, Inc. (NASDAQ:CDNS) today announced that Fujitsu Limited has adopted the Cadence(R) Encounter(R) digital IC design platform, with Encounter RTL Compiler GXL and SoC Encounter(TM) GXL technology, in its new internal reference design flow targeted at 65-nanometer chips. The Encounter-based flow has, to date, produced 150 high-end production ASICs at or below 130 nanometers with all first silicon success, out of which about 30 designs were developed at 90 nanometers.

"At 65-nanometers, there are new design challenges such as yield, process variation and leakage power," said Satoshi Andou, general manager, Design Platform Development Division, Electronic Devices Business Unit of Fujitsu Limited. "We evaluated the Cadence Encounter GXL technologies over the past six months and have been intensively incorporating its new global synthesis and physical implementation technologies into our new reference design flow for 65 nanometers. We appreciate the Cadence team's dedicated contribution to Fujitsu's successful launch of our 65-nanometer technology."

To address design-for-yield (DFY) concerns at 65 nanometers, Fujitsu and Cadence worked together to adopt the Cadence SoC Encounter GXL system's yield-aware physical implementation features. As a result of this collaboration, the 65-nanometer reference flow will also include SoC Encounter's Masterplan automatic floorplanner, global physical synthesis (GPS), Encounter NanoRoute(TM) Ultra routing, verification and chip-finishing technology. CeltIC(R) Nanometer Delay Calculator (NDC) and VoltageStorm(R) static analysis are also available to provide signoff-quality SI- and IR-aware timing.

Encounter RTL Compiler logic synthesis is also included in the reference design flow, and Fujitsu has started to evaluate new advanced synthesis features, including automatic physical-layout estimation (PLE) to address 65-nanometer design challenges. Finally, Encounter's RTL-to-GDSII low-power flow enables seamless multi-supply-voltage and multi-threshhold-voltage (Vt) designs, which is featured in the Fujitsu's leading-edge low-power solution using its low-power library.

"As a Premier Design Partner of Fujitsu, we are pleased that our advancements in synthesis, signal-integrity-based timing closure and low-power-design solutions have contributed to Fujitsu's success in a wide variety of markets, including IP and ASIC," said Wei-Jin Dai, corporate vice president, R&D for Cadence. "We applaud Fujitsu's success in maximizing the benefits of the Cadence Encounter platform."

About Cadence

Cadence enables global electronic-design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, printed-circuit boards and systems used in consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2004 revenues of approximately $1.2 billion, and has approximately 5,000 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at

Cadence, the Cadence logo, VoltageStorm, CeltIC and Encounter are registered trademarks. NanoRoute and SoC Encounter are trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.
COPYRIGHT 2006 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2006, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Geographic Code:1USA
Date:Jan 24, 2006
Previous Article:Worldwide Wi-Fi Hotspots Hits the 100,000 Mark; Industry Milestone Reinforces the Rapid Adoption of Public Wireless Access.
Next Article:Via Licensing Begins Process to Form GEM Packaged Media Target Patent Licensing Pool; Call for Essential Patents for Joint Licensing of Patents for...

Related Articles
Cadence and Fujitsu Team Up to Create New Timing Driven Design Methodology for SOC; Revolutionary System Level Constraint, Timing Driven Design Flow...
Cadence SP&R Signal Integrity Solution Gains Widespread Support From NEC, Fujitsu, Artisan, Nurlogic, and Virtual Silicon.
Cadence Signs Major Contract Renewal With Fujitsu for IC Design Technology; Integrated Cadence IC Design Flow Enables Fujitsu to Cut Time-to-Market.
Fujitsu Deploys Cadence Nanometer Analysis Technology to Achieve Timing Closure for High-end ASIC Designs.
Fujitsu Standardizes on Synopsys' PrimeTime Delay Calculator in Its ASIC Design Flow.
Fujitsu and Synopsys Launch SoC Design Consulting Service.
Cadence Incisive Conformal Technology Becomes Standardized Solution for Fujitsu Worldwide.
Kawasaki Micro Improves Timing, Area, Power of ASICs with Cadence Encounter Synthesis; Encounter RTL Compiler Enhanced over 30 Production Tapeouts of...
Mentor Graphics and Fujitsu Collaborate to Provide Calibre LFD Solution for Fujitsu's Internal and Fabless Customers.

Terms of use | Copyright © 2018 Farlex, Inc. | Feedback | For webmasters