Printer Friendly

Denali Deploys Verific SystemVerilog Software for Internal Development.

ALAMEDA, Calif. -- Verific Design Automation today announced that Denali Software has deployed Verific's hardware description level (HDL) component software for its internal development.

Denali licensed Verific's SystemVerilog parser, analyzer and static elaborator to be utilized within Denali's internal design tool flow. The SystemVerilog software, delivered to Denali as source code, is written in platform-independent C++ that compiles on Solaris, HP-UX, Linux and Windows platforms for both 32- and 64-bit compilers.

"We are happy working with Verific, as utilizing SystemVerilog represents a cornerstone of our configurable IP strategy," says Brian Gardner, vice president of IP products at Denali. "Incorporating their tool into our flows saves us valuable time and resources. We find their customer support and service to be exceptional."

"Working with Denali has been a great experience, because it's a company that continues to innovate and deliver leading-edge IP solutions," adds Rob Dekker, Verific's president. "We're delighted that it selected our SystemVerilog component software to be used in its design flow."

About Verific Design Automation

Verific Design Automation was founded in 1999 by electronic design automation (EDA) industry veteran Rob Dekker. It develops and sells C++ source code-based SystemVerilog, Verilog, VHDL and PSL/Sugar front ends -- parsers, analyzers and elaborators -- as well as a generic hierarchical netlist database for EDA applications. Verific's technology has been licensed in many applications, combined shipping more than 45,000 end-user copies. Corporate headquarters is located at: 1516 Oak Street, Suite 115, Alameda, Calif. 94501. Telephone: (510) 522-1555. Facsimile number: (510) 522-1553. Email: info@verific.com. Website: http://www.verific.com.

Verific Design Automation acknowledges trademarks or registered trademarks of other organizations for their respective products and services.
COPYRIGHT 2006 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2006, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 
Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Oct 17, 2006
Words:273
Previous Article:Summit Corporate Services, Inc. to Provide Clinical Trial Monitoring Services for Otsuka America Pharmaceutical, Inc.
Next Article:Decision Critical, Inc. and Sigma Theta Tau International Announce Strategic Business Relationship.
Topics:


Related Articles
Cray implements Denali's Databahn memory controller cores, uses MMAV software for memory modeling and simulation.
Verific ships first commercially available SystemVerilog parser.
EVE Adopts Verific HDL Component Software; Verific's Tools Serve as Front End for EVE's ZeBu Hardware-Assisted Verification Platform.
Verific Licenses HDL Component Software to ProDesign; Verific's HDL Parsers Enable New ASIC Verification Capabilities For ProDesign's CHIPit...
Verific Teams With Concept Engineering; Concept Engineering's RTLvision PRO Includes Verific HDL Component Software.
Verific Adds Liga Systems to Growing Customer List; Verific HDL Component Software Serves as RTL Front End to Liga Systems' New Hybrid Simulator.
Jasper Design Automation Integrates Verific's SystemVerilog Component Software With JasperGold Verification System; Formal Verification Supplier...
Verific's HDL Component Software Propels RocketDrive from GateRocket.
DeFacTo Technologies Picks Verific HDL Component Software.
Functional Qualification Verification Startup Certess Selects Verific as HDL Component Software Provider.

Terms of use | Privacy policy | Copyright © 2018 Farlex, Inc. | Feedback | For webmasters