Printer Friendly

Corrigendum to "An Impulse-C Hardware Accelerator for Packet Classification Based on Fine/Coarse Grain Optimization".

In the article titled "An Impulse-C Hardware Accelerator for Packet Classification Based on Fine/Coarse Grain Optimization" [1], the authors acknowledge the minor reuse of text from their following two conference papers:

(1) M. Walton, G. Grewal, and G. Darlington. 2010. "Parallel FPGA-based implementation of scatter search". In Proceedings of the 12th annual conference on Genetic and evolutionary computation (GECCO '10). ACM, New York, NY, USA, 1075-1082. doi:

(2) O. Ahmed, K. Chattha and S. Areibi, "A hardware/ software co-design architecture for packet classification," 2010 International Conference on Microelectronics, Cairo, 2010, pp. 96-99. doi: 10.1109/ICM.2010 .5696215.


[1] O. Ahmed, S. Areibi, R. Collier, and G. Grewal, "An impulse-C hardware accelerator for packet classification based on fine/coarse grain optimization," International Journal of Reconfigurable Computing, vol. 2013, Article ID 130765,23 pages, 2013.

O. Ahmed (iD), S. Areibi (iD), R. Collier (iD), and G. Grewal (iD)

Faculty of Engineering and Computer Science, University of Guelph, Guelph, ON, Canada

Correspondence should be addressed to S. Areibi;

Received 26 February 2018; Accepted 27 February 2018; Published 21 June 2018

COPYRIGHT 2018 Hindawi Limited
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2018 Gale, Cengage Learning. All rights reserved.

Article Details
Printer friendly Cite/link Email Feedback
Title Annotation:Corrigendum
Author:Ahmed, O.; Areibi, S.; Collier, R.; Grewal, G.
Publication:International Journal of Reconfigurable Computing
Article Type:Correction notice
Date:Jan 1, 2018
Previous Article:On a Real-Time Blind Signal Separation Noise Reduction System.
Next Article:RP-Ring: A Heterogeneous Multi-FPGA Accelerator.

Terms of use | Privacy policy | Copyright © 2019 Farlex, Inc. | Feedback | For webmasters