Printer Friendly

Cadence X Architecture Design Solution Wins 2006 IEC DesignVision Award; Industry's First IC Physical Implementation System for X Architecture Awarded Top Honor in ASIC and IC Design Tool Category.

SAN JOSE, Calif. -- Cadence Design Systems, Inc. (NASDAQ:CDNS) today announced that the Cadence(R) X Architecture design solution has won the International Engineering Consortium (IEC) DesignVision award for ASIC and IC Design Tools at DesignCon 2006. The Cadence X Architecture design solution is the industry's first IC physical implementation system enabling designers to implement chips using the innovative X Architecture.

The X Architecture represents a new way of orienting a chip's microscopic interconnect wires with the pervasive use of diagonal routes, in addition to traditional right-angle "Manhattan" routes. The X Architecture can provide significant improvements in chip area, performance, power consumption and cost, by enabling designs with significantly reduced wirelength and fewer vias (the connectors between wiring layers).

"We are honored that the IEC selected the Cadence X Architecture design solution as the winning entry in this very competitive category," said Kalyan Thumaty, vice president and general manager of X Architecture at Cadence. "The Cadence X Architecture design solution provides the industry with a revolutionary new way to optimize IC design cost, performance and power consumption for today's challenging market needs, making it an ideal solution for consumer, wireless and graphics market segments. The DesignVision award is further validation of our commitment to innovation and focus on end-user needs."

The Cadence X Architecture design solution enables the pervasive use of diagonal routes and employs the familiar netlist-to-GDSII flow. While leveraging Cadence's industry-proven Manhattan implementation expertise, the solution draws on innovations in placement, routing, infrastructure and extraction technologies.

ATI Technologies Inc. and Toshiba Corporation have successfully leveraged the Cadence X Architecture design solution and enjoyed its compelling benefits.

ATI implemented a high-performance, high-volume PCI-Express graphics processor using the Cadence X Architecture design solution and manufactured it using the TSMC 0.11-micron process. This enabled them to eliminate one metal layer from the design, reducing the device's die cost.

Toshiba's chip, TC90400XBG, designed for integration in digital-media and home-entertainment applications, was fabricated using 130-nanometer process technology and is approximately 11 percent faster in speed and 10 percent smaller in random logic area compared to equivalent Toshiba products with the conventional "Manhattan" design.

Foundry leaders TSMC and UMC provide production support for the manufacture of chips implemented using the X Architecture. TSMC is production-ready for 0.13-micron, 0.11-micron and 90nm process nodes. UMC accepts X Architecture designs for fabrication at 130 and 90nm process nodes.

About the DesignVision Awards

The DesignVision Awards program recognizes technologies, applications, products, and services judged to be the most unique and beneficial to the industry. The DesignVision Awards also honor corporations and individuals for innovative contributions and developments that have proven important to society.

About Cadence

Cadence enables global electronic-design innovation and plays an essential role in the creation of today's integrated circuits and electronics systems. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, printed-circuit boards and systems used in consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2005 revenues of approximately $1.3 billion, and has approximately 5,000 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

Cadence and the Cadence logo are registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.
COPYRIGHT 2006 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2006, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 
Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Feb 7, 2006
Words:568
Previous Article:Batteries.com Expands Warranties on Most Important Battery Products.
Next Article:Universal Detection Technology's Anthrax Detector Featured in 2005 Edition of NASA Spinoff Magazine; Article Highlights Universal Detection's...
Topics:


Related Articles
Bluespec Wins 2006 DesignVision Finalist Award; Bluespec ESL Synthesis Chosen as Finalist in the ASIC, IC Design Tools Category.
Jasper Design Automation's JasperGold(R) System 4.0 Selected as a Finalist in Second Annual DesignVision Awards.
MoSys' 1T-SRAM(R) Classic Macros Family Wins DesignCon DesignVision Award for Best IP Technology; Program Honors Unique Technologies Providing...
Athena Design Accelerates Path to Design Closure for Complex ICs With Next-Generation Optimization System.
Synplicity's Synplify Premier Software Wins the Semiconductor Industry News' LSI of the Year Award; The FPGA Physical Synthesis Software Recognized...
Magma's Quartz DRC Captures Outstanding Performance Title at 13th Annual LSI of the Year Awards; Second Consecutive Year Magma Product Has Been...
EDN's 17th Annual Innovation Awards Nominations Officially Open.
TRADE NEWS: Agilent Technologies Wins DesignVision Award for J-BERT N4903A with Built-in Clock Data Recovery.
DesignVision Winners Take the Stage at DesignCon 2007 Accepting Awards for Best Tools and Products in Semiconductor Industry.
Novas Nominated by EDN Magazine in Its 17th Annual Innovation of the Year Awards Competition.

Terms of use | Privacy policy | Copyright © 2018 Farlex, Inc. | Feedback | For webmasters