Printer Friendly

CADENCE DESIGNS SINGLE-CHIP PROCESSOR FOR INTERNET TELEPHONY.

Cadence Design Systems, Inc. (NYSE:CDN), San Jose, Calif., the world's leading provider of electronic design products and services, has announced customer tapeout of the first single-chip processor for Internet telephony and audio. The chip, named TRIO, was developed by Cadence for Aplio, Inc., a leading provider of Internet appliances and their enabling, embedded communications technologies.

The high-performance Aplio/TRIO chip was developed by the Cadence design services team at the Cadence SOC Design Centre, located within the Project Alba Centre in Livingston, Scotland. Based on an Aplio-created board design that utilized lower-performance discrete processors, the chip was created for use by manufacturers of Voice-over-Internet Protocol (VoIP) telephones, and audio-on-demand appliances utilizing MP3 technology, such as Internet radios and digital music players.

The TRIO Design

The Aplio/TRIO system-on-a-chip (SOC) incorporates three processors - an ARM 32-bit RISC core, and two OakDSPCores - and provides all the functionality manufacturers need to develop standalone Internet telephony and audio appliances quickly and at lower cost. In addition, manufacturers can use the Aplio/TRIO chip to enhance other appliances, such as set-top boxes and smart phones.

"The Aplio/TRIO is the best single-chip solution available for the booming Internet appliance market. This patented, industry-standard-compliant Internet telephone technology significantly reduces system development time and product cost," said Henri Tebeka, Aplio's chief technology officer.

In designing the Aplio/TRIO, Cadence included enhancements aimed at expanding the market opportunity for Aplio. Specifically, Cadence:

-- Migrated the system from a discrete processor family to the higher-performance embedded ARM7 architecture, including porting of system software;

-- Implemented the modem in software and digital-signal processor (DSP) hardware - a more flexible solution than the original hardware-only implementation;

-- Selected and sourced voice-compression and soft-modem intellectual property (IP);

-- Performed design and verification from architecture through RTL to GDS-II, integrating all the logic with IP blocks; and

-- Integrated the customer's application code and software IP into a Cadence-developed application-specific integrated circuit (ASIC) emulation board, which was used for system debug purposes.

"The partnership with Cadence to develop the Aplio/TRIO chip proved successful due to Cadence's unique expertise in whole-system design, comprising proficiency in hardware, software, and ASICs, as well as project management. This combination of skills helped to ensure that the product worked the first time," said Aplio's Tebeka.

Said Marc Cannon, vice president of the Cadence Livingston SOC Design Centre, "We worked with Aplio to develop the TRIO specification, drawing on our expertise in systems design. Cadence then designed the chip from system architecture through to silicon. The success of this project illustrates the world-class system and chip design capabilities that we can mobilize in a single design center for a customer project."

About Aplio

Aplio, Inc. is a leading provider of embedded communications technologies for the Internet appliance market. Aplio's patented technologies enable manufacturers of Internet appliances (such as Internet phones, set-top boxes, web phones, and web pads) to easily, and at minimal cost, integrate Voice-over-IP (VoIP) and other communication capabilities into their devices. As an initial implementation, the Aplio/Phone device was introduced in 1998. With the press of a button, the Aplio/Phone reroutes calls from traditional carriers to the Internet, enabling users to make free long-distance calls. Since its launch, the Aplio/Phone has won numerous industry awards and is now distributed in over 50 countries via over 1,000 resellers, distributors and OEM partners.

Building upon its initial success, the company has recently announced plans to expand its technology portfolio to support the fast-growing broadband Internet access and small business markets. Located in San Bruno, Calif., Aplio, Inc., has a worldwide presence with offices in the United States, Europe, and Israel. The privately held company is backed by major venture capitalists. For more information about Aplio, visit the website at http://www.aplio.com.

About Cadence

Cadence is the largest supplier of electronic design automation products, methodology services, and design services used to accelerate and manage the design of semiconductors, computer systems, networking and telecommunications equipment, consumer electronics, and a variety of other electronics-based products. With more than 4,000 employees and 1998 annual sales of $1.2 billion, Cadence has sales offices, design centers, and research facilities around the world. The Company is headquartered in San Jose, Calif., and traded on the New York Stock Exchange under the symbol CDN. More information about the company and its products and services may be obtained from the World Wide Web at http://www.cadence.com.

For more information, call 408/894-2512.
COPYRIGHT 1999 Worldwide Videotex
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 1999 Gale, Cengage Learning. All rights reserved.

Article Details
Printer friendly Cite/link Email Feedback
Comment:CADENCE DESIGNS SINGLE-CHIP PROCESSOR FOR INTERNET TELEPHONY.
Publication:Electro Manufacturing
Geographic Code:1USA
Date:Nov 1, 1999
Words:740
Previous Article:TELCOM DEBUTS LOW-POWER CIRCUITS FOR BATTERY-POWERED APPLICATIONS.
Next Article:HP EXPANDS FAMILY OF PRODUCTION TEST SOLUTIONS FOR SOC IC'S.
Topics:


Related Articles
CADENCE TO BUY AMBIT AND STRENGTHEN SYSTEM-ON-A-CHIP FOCUS.
BROADCOM DEBUTS INTEGRATED IP TELEPHONY FOR CABLE.
ISD UNVEILS "VOICEDSP" DIGITAL VOICE PROCESSORS FOR PHONES.
8X8 EYES HOME NETWORKING WITH NEW CHIP.
TERA COMPLETES DESIGN OF LARGE-SCALE MULTIPROCESSOR CHIP.
CADENCE INTRODUCES PLATFORM-BASED SOC DESIGN SERVICES.
FUJITSU UNVEILS IP-PHONE VOIP CHIP FOR INTERNET TELEPHONY.
ARM DELIVERS FIRST TRANSACTION-LEVEL SYSTEMC MODELS.
Cadence to support 64-bit Linux computing platforms based on AMD64 processors.
Intel Server Chip GM Moves to CEO Post at Cadence.

Terms of use | Privacy policy | Copyright © 2021 Farlex, Inc. | Feedback | For webmasters