Printer Friendly

Browse Breuer, Peter T.; Kloos, Carlos Delgado; Lopez, Andres Marin; Madrid, Natividad Martinez; Fernandez,

1-1 out of 1 article(s)
Title Type Date Words
A refinement calculus for the synthesis of verified hardware descriptions in VHDL. Jul 1, 1997 11288

Terms of use | Privacy policy | Copyright © 2021 Farlex, Inc. | Feedback | For webmasters |