Printer Friendly

Asynchronous circuits and systems; proceedings.


Asynchronous circuits and systems; proceedings.

International Symposium on Asynchronous Circuits and Systems (16th: 2010: Grenoble, France)

Computer Society Press


197 pages




Papers from a May 2010 symposium are gathered here and organized into sections on logic and physical synthesis, low-power and harvesting, synchronizers, high level synthesis and retiming, power-performance optimization, and arbitration, delay-insensitivity, and GasP. Some topics addressed include extending synchronization from the super-threshold to the sub-threshold region, improving synchronous elastic circuits, an asynchronous FPGA with two-phase routing, and formal verification of an arbiter circuit. Other areas considered include concurrency reduction on untimed latch protocols, static power reduction techniques for asynchronous circuits, and power efficiency for autonomous energy harvesting. There is no subject index.

([c]2010 Book News, Inc., Portland, OR)

COPYRIGHT 2010 Book News, Inc.
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2010 Gale, Cengage Learning. All rights reserved.

Article Details
Printer friendly Cite/link Email Feedback
Publication:SciTech Book News
Article Type:Brief article
Date:Sep 1, 2010
Previous Article:Microbial population genetics.
Next Article:Networks-on-chip; proceedings.

Terms of use | Privacy policy | Copyright © 2021 Farlex, Inc. | Feedback | For webmasters