Printer Friendly

ASIC Semiconductor Supports Mentor Graphics Design for Test Tools.

SANTA CLARA, Calif.--(BUSINESS WIRE)--Nov. 25, 1996--ASIC Semiconductor Inc., the first full-service ASIC vendor that will also license its libraries, is now supporting design for test (DFT) methodologies and tools from Mentor Graphics (Beaverton, Ore.).

ASIC Semiconductor will incorporate the technology in all of the company's standard cell and gate array libraries, as well as recommended use and purchase of DFT software support tools.

"The increasing complexity and size of designs makes DFT technology ever more important," said Hsiado-Ping Lin, vice president of technology for ASIC Semiconductor. "Supporting Mentor Graphics allows us to implement DFT methodology more efficiently and saves time and resources for our customers."

ASIC Semiconductor and Mentor Graphics will jointly develop DFT libraries for all of the company's technologies, including the recently announced FS8000, 0.35 micron standard cell library and the company's 0.5 micron standard cell and 0.6 micron gate array libraries. All future technologies will support the various types of scan cells to comply with the scan methodology applied by Mentor Graphics.

To meet the comprehensive requirements of system-on-a-chip, ASIC and Mentor will also jointly develop testing methodologies in the areas of Built-in-Self-Test (BIST) for combinatorial logic, sequential logic and Random Access Memory (RAM).

ASIC Semiconductor International Corp., a privately held, California corporation founded in 1995, is dedicated to the design and manufacture of ASICs. The company was started by United Microelectronics Corp. (UMC), Faraday Technology Corp., K.C. Shih, H.P. Lin and other private investors. In January of 1996, ASIC Semiconductor acquired Pacific Semiconductor of San Jose, Calif.

CONTACT: ASIC Semiconductor International Corp.

Joseph Hong, 408/235-8888


Gelphman Associates

Rob Gelphman, 408/451-8420
COPYRIGHT 1996 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 1996, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Nov 25, 1996
Next Article:ULTRADATA Announces First Installation of Ultra-Access Leveraging Active Statements Technology for Microsoft Money 97.

Related Articles
Mitsubishi supports Mentor Graphics test tools for the ASIC design environment.
Design Integrator Environment Connects VLSI ASIC Cell Libraries to Popular EDA Tools; Complete Design Flow With Sign-Off Simulation Opens Access to...
Samsung Introduces Industry's First Cost-Effective, High-Integration ASICs Featuring Embedded Configurable DRAM; 0.5 micron technology with effective...
ASIC Semiconductor Offering 0.35 Micron Standard Cell Library; High-speed, Low-voltage, Deep Submicron Library with Access to Multiple Fab Alliance...
Mentor Graphics and MIPS Technologies Unveil Complete Solution for Pre- to Post-Silicon SoC Development.
Oki Semiconductor Standardizes on Mentor Graphics Calibre Physical Verification Tool to Enable Multi-Million-Gate ICs.
Model Technology ModelSim Verilog Achieves Sign-Off Status at STMicroelectronics.
ModelSim Achieves Verilog Sign-off from LSI Logic; Sign-off Using VHDL Testbench and Verilog Gate-level Netlist Now Available.
Mentor Graphics New QuickUse IP Repository Chosen by Agere Systems.
AMI Semiconductor expands digital IP library with the addition of 65 Inventra cores.

Terms of use | Copyright © 2017 Farlex, Inc. | Feedback | For webmasters