eASIC Ranked #1 Logic & Programmable Logic -- Ultimate Product in a Survey of over 1,300 Engineers.SAN JOSE, Calif. -- In a Study Held by EE Times and eeProductCenter, Structured eASIC Was Ranked #1 on Both "Technical Significance" and "Usability" eASIC(R) Corporation, a provider of breakthrough Structured ASIC technology and products, today announced that its Structured eASIC was ranked the #1 Ultimate Product in the Logic & Programmable Logic category of a study held by EE Times and eeProductCenter, surveying over 1,300 engineers, in order to allow sharing their experience with peers. The results of the survey were published by EE Times quarterly supplement called Ultimate Products. eASIC was ranked #1 in both criteria of "technical significance" and "usability". EE Times and eeProductCenter expert editors selected 10 of the most significant products introduced during the quarter, in each of seven categories, and then, using an electronic balloting mechanism, they submitted these products with the accompanying editorial reviews to selected, qualified readers of EE Times and eeProductCenter. The readers rated these products by two parameters: "technical significance" and "likelihood of use." "Innovations, such as eASIC's, that help get products to market quickly are always greatly valued by engineers," said Marty Gold, Executive Editor, eeProductCenter. "We are very excited that our Structured eASIC was selected by engineers as the Ultimate Product in the Logic & Programmable Logic category," said Zvi Or-Bach, Founder and CEO (1) (Chief Executive Officer) The highest individual in command of an organization. Typically the president of the company, the CEO reports to the Chairman of the Board. of eASIC. "Our innovative technology creates a paradigm shift A dramatic change in methodology or practice. It often refers to a major change in thinking and planning, which ultimately changes the way projects are implemented. For example, accessing applications and data from the Web instead of from local servers is a paradigm shift. See paradigm. in ASIC (Application Specific Integrated Circuit) Pronounced "a-sick." A chip that is custom designed for a specific application rather than a general-purpose chip such as a microprocessor. architecture and our NRE-free offerings are aimed at removing the barrier of entry for new designs. Together with our world class strategic partners, we are eager to serve the electronics engineering community by making ASIC easier, regaining the cost and time advantages we had in the old days." Structured eASIC Technology eASIC has developed a unique Structured ASIC technology called Structured eASIC. The patented Structured eASIC architecture consists of an array of logic cells (eCells) with SRAM See static RAM. SRAM - static random-access memory based LUTs (Look Up Tables) and flip-flops. eCells are inter-connected by a segmented wiring grid utilizing upper metal layers, which are customized per customer design with a single Via-mask. Logic programming of the eCell is done similarly to an FPGA (Field Programmable Gate Array) A type of gate array that is programmed in the field rather than in a semiconductor fab. Containing up to hundreds of thousands of gates, there are a variety of FPGA architectures on the market. , by loading a bit-stream to program the LUTs and flip-flops after powering up the device. Thus, a customer design is implemented on the Structured eASIC fabric by using a combination of bit-stream to program the LUTs and single custom Via-mask for customizing the routing. Moreover, single Via-customization is a perfect fit for an alternative lithography approach, namely the Direct-write eBeam. Using Direct-write eBeam completely eliminates the customization tooling cost, shortens time-to-market and adds manufacturing flexibility, allowing eASIC to provide the industry with a $0 NRE (Non-Recurring Engineering) Refers to the cost of creating a new product, which is paid up front. Contrast with "production cost," which is ongoing and based on the quantity of material produced. customized ASIC parts. Furthermore, custom Via-masks can be later tooled for both the interconnect and the LUT (LookUp Table) An array or matrix of values that contains data that is searched. See index and color palette. contents to create a low-cost, "hard-wired" version for large volumes of the customer's design, without charging NRE. Structured eASIC Product Structured eASIC array, powered by eASIC's technology, is aimed at drastically cutting development cost and turnaround time (1) In batch processing, the time it takes to receive finished reports after submission of documents or files for processing. In an online environment, turnaround time is the same as response time. of ASIC designs. The first Structured eASIC product family has 4 members, raging from 600K to 3M gates, featuring embedded memory from 0.4M to 1.6M bits, programmable I/Os, PLLs and embedded microprocessor (8051). Supporting standard CAE (1) (Computer-Aided Engineering) Software that analyzes designs which have been created in the computer or that have been created elsewhere and entered into the computer. tools or tailored Magma design flow, this product family is scheduled for release in Q1 05. About eASIC eASIC(R) has developed a breakthrough Structured ASIC technology aimed at dramatically reducing the overall fabrication fabrication (fab´rikā´sh  n),n the construction or making of a restoration. cost and time of customized high-performance semiconductor chips. eASIC's technology enables rapid and low-cost ASIC and System-on-Chip designs by its innovative use of proven programmable logic fabric in conjunction with single-via customizable segmented routing. As single-via generates ten times higher throughput of Direct-write e-Beam customization, it enables eASIC to offer NRE-free Structured ASIC. The Structured eASIC technology was successfully proven in silicon and validated by world-class semiconductor vendors. Partnering with industry leaders to jointly develop, manufacture and market Structured ASIC products, the company is positioned to become the preferred Structured ASIC solution. eASIC Corporation is a privately held company privately held company A firm whose shares are held within a relatively small circle of owners and are not traded publicly. , Venture Capital backed by Kleiner Perkins Caufield and Byers. Headquartered in San Jose, California San Jose (IPA: /ˌsænhoʊˈzeɪ/) is the third-largest city in California, and the tenth-largest in the United States. It is the county seat of Santa Clara County. , eASIC was founded in 1999 by Zvi Or-Bach, the founder of Chip Express who is viewed by many as the "father of Structured ASIC technology". www.eASIC.com Link to EE Times' Ultimate Products Supplement: http://www.eeproductcenter.com/ultimate/default.html;jsessionid=KBFZIL 41TMCTWQSNDBGCKHY (Due to its length, this URL URL in full Uniform Resource Locator Address of a resource on the Internet. The resource can be any type of file stored on a server, such as a Web page, a text file, a graphics file, or an application program. may need to be copied/pasted into your Internet browser's address field. Remove the extra space if one exists). |
|
||||||||||||
Printer friendly
Cite/link
Email
Feedback
Reader Opinion