Printer Friendly
The Free Library
4,637,533 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Zenasis Technologies Joins Cadence Connections Program; Hybrid Optimization Enables Cadence Users to Increase Performance of ASICs, ASSPs.


Business/Technology Editors

CAMPBELL, Calif.--(BUSINESS WIRE)--Aug. 7, 2002

Zenasis Technologies, Inc., an electronic design automation (EDA (1) (Electronic Design Automation) Using the computer to design, lay out, verify and simulate the performance of electronic circuits on a chip or printed circuit board. ) company delivering next-generation integrated circuit integrated circuit (IC), electronic circuit built on a semiconductor substrate, usually one of single-crystal silicon. The circuit, often called a chip, is packaged in a hermetically sealed case or a nonhermetic plastic capsule, with leads extending from it for  (IC) optimization software Free and Open Source software
  • ASCEND — mathematical modelling system
  • OpenOpt (license: BSD) — toolbox with connections to lots of solvers, for Python language programmers
  • COIN-OR SYMPHONY — integer programming, Common Public License
, today became a member of the Cadence Design Systems (company) Cadence Design Systems - A company that sells electronic design automation software and services.

http://cadence.com/.

See also Verilog.
, Inc. (NYSE NYSE

See: New York Stock Exchange
:CDN (Content Delivery Network) A system of distributed content on a large intranet or the public Internet in which copies of content are replicated and cached throughout the network. ) Connections(R) Program. The third-party software program helps enable a tight level of interoperability between software tools.

"Zenasis Hybrid optimization breaks the barrier between gates and transistors in a cell-based flow to boost design performance without trading-off power and area," notes Ravi Ravikumar, Zenasis' director of marketing. "The Connections Program is helping us ensure a smooth working design flow for our mutual customers."

While physical optimization operates at the placed-gate level using a fixed library of cells, Zenasis' hybrid optimization operates simultaneously at the placed-gate and transistor levels to achieve the target design metrics. It identifies logic clusters and implements each as a design-specific cell. Hybrid optimization results in fewer levels of logic, and reduced transistor, cell and wire counts, enabling users to improve design performance without the penalty of increased power, or area. In addition, improved routing congestion The condition of a network when there is not enough bandwidth to support the current traffic load.

congestion - When the offered load of a data communication path exceeds the capacity.
 enables better handling of signal-integrity issues.

"Zenasis has developed a new design optimization See automatic design optimization.  technology that will be valuable to our performance-hungry customer base," adds Pat Dutrow, marketing director of the Cadence Connections Program. "We welcome it into the Cadence Connections Program."

About Zenasis Technologies, Inc.

Zenasis Technologies, Inc. is an electronic design automation (EDA) company delivering next-generation integrated circuit (IC) design optimization technology for cell-based design. Its context-specific "hybrid optimization" operates at the gate and transistor levels for a given design placement, and empowers designers to simultaneously improve performance, power, area, signal integrity and routing. The Zenasis team has a mix of experience in EDA, semiconductor and high-performance design industries. Founded in 2000, it has received $8.5 million in financing led by Sigma Partners Sigma Partners is a major venture capital firm based in Silicon Valley and Boston. Sigma Partners invests in early-stage information technology companies (semiconductor, software and hardware).

The firm was founded in 1984 by J. Burgess Jamieson and C. Bradford Jeffries.
. Corporate headquarters is located at: 1671 Dell Ave., Suite 206, Campbell, Calif., 95008. Telephone: (408) 364-2002. Facsimile: (408) 364-2236. Email: info@zenasis.com. On-line information is found at its website: http://www.zenasis.com.

About Cadence Connections Program

Cadence provides Connections members access to software and application notes, enabling tight tool interoperability with third-party software tools. The program provides tool integration in the areas of analog/mixed-signal, integrated circuit, board design, and logic verification. More information about the Connections Program may be obtained at www.connectionsprogram.com.

Zen is a trademark of Zenasis Technologies, Inc. Zenasis acknowledges trademarks or registered trademarks of other organizations for their respective products and services.
COPYRIGHT 2002 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2002, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Aug 7, 2002
Words:412
Previous Article:Reliance Steel & Aluminum Co. Agrees to Acquire Two Metals USA Businesses.
Next Article:Capital Alliance Income Trust Ltd. Announces Sixth Straight Quarter of Improved Earnings as Compared to Prior Year Quarters.
Topics:



Related Articles
Cadence Offers Physical Library Interface to Si2 ASIC Council to Extend OLA Standard; Industry Leader Announces LEF/DEF API Open Licensing Program.
Cadence Silicon Technology Services Integrate DSM Process and Design; Successful Model Adopted by Leading Manufacturers.
Frequency Technology Announces Interconnect Delay Solution That Interfaces With Cadence Tools.
Cadence Targets IC Packaging Optimization With Latest Addition to Advanced Packaging Ensemble Expert System.
Cadence SP&R Solution Used By Crest Microsystems, Inc. For Successful Tapeout of Unique Network ASIC.
MEMSCAP Delivers MEMS Design Platform Through Cadence Platinum Program; MEMS Xplorer Enables Cadence Users to Develop Integrated MEMS Applications.
Quickturn's CoBALT Ultra Breaks the 100-Million-Gate Capacity Barrier.
ADA Integrates Analog/Mixed-Signal Design Tools into Cadence Design Flow.
Cadence SP&R Technology Selected by Sun Microsystems for Complex ASICs.
ATI selects Cadence incisive palladium system for verification of complex multimedia SOCS.(Cadence Design Systems)(ATI Technologies)

Terms of use | Copyright © 2008 Farlex, Inc. | Feedback | For webmasters | Submit articles