Printer Friendly
The Free Library
14,633,807 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Willamette HDL Releases SystemC-Based Software Product; Language Rule Checker Designed for Hardware Design Analysis, Debug.


Business/Technology Editors

BEAVERTON, Ore.--(BUSINESS WIRE)--Feb. 12, 2001

Willamette HDL (Hardware Description Language) A language used to describe the functions of an electronic circuit for documentation, simulation or logic synthesis (or all three). Although many proprietary HDLs have been developed, Verilog and VHDL are the major standards. , Inc., a leading language-based design consulting and training firm based here, today began shipping AccurateC(TM), a language rule checker developed for C/C C/C Center to Center
C/C Combustion Chamber
C/C Command/Control
C/C Crew Chief
C/C cabin cruiser (US DoD)
C/C chief complaint (medical)
C/C Channel-to-Channel
C/C Communication and Collaboration
++-based electronic design and the system-level design modeling platform, SystemC.

To meet the challenges of system-on-chip (SOC) design, engineers are expanding their use of C++ to bridge the gap between system-level design and hardware implementation. AccurateC is a complete language rule checker that integrates into a SystemC-based design flow. It performs a series of checks that adhere to adhere to
verb 1. follow, keep, maintain, respect, observe, be true, fulfil, obey, heed, keep to, abide by, be loyal, mind, be constant, be faithful

2.
 established language rule sets and allows the creation of customized rule sets to meet specific design requirements.

"As SystemC trainers, it became clear to us that the need was great for rule checking that included semantic and coding style checks as well as rules for behavioral and RTL (Register Transfer Level) A high-level hardware description language (HDL) for defining digital circuits. The circuits are described as a collection of registers, Boolean equations, control logic such as "if-then-else" statements as well as complex event sequences;  synthesis," notes Mike Baird, president of Willamette HDL. "Our goal with AccurateC is to develop a complete and robust tool to enable C++-based hardware design; a tool that helps take the confusion out of what is acceptable C++ code for hardware modeling."

Using AccurateC

"New tools like this truly highlight the emergence of a vibrant SystemC-based design value chain, " says Kevin Kranen, co-chair of the SystemC Steering Group. "We're encouraged to see a tool like AccurateC that facilitates and speeds design and modeling using SystemC."

AccurateC Language Rule Checker increases the quality of the source code by producing design-ready SystemC code. It includes source code analysis and debug To correct a problem in hardware or software. Debugging software means locating the errors in the source code (the program logic). Debugging hardware means finding errors in the circuit design (logical circuits) or in the physical interconnections of the circuits.  capabilities that enable engineers to fully utilize the power of C/C++ for SOC design. AccurateC identifies syntax, semantic and style errors in C/C++ code prior to synthesis and simulation, uncovering errors earlier, not later, in the design process.

AccurateC accepts the entire C/C++ language, using its built-in sets of rules to help the user develop code that will not only compile, but actually simulate and synthesize. On a typical analysis run, AccurateC will first identify syntax and connectivity errors within a netlist. The code is then reviewed against modeling guidelines for behavioral and/or register transfer level (RTL) synthesis. Finally, a full set of coding style checks are completed.

Alternatively, designers can create their own customized rule sets to meet specific design requirements.

Report generation is user configurable. To review and analyze rule check results, AccurateC includes a set of filtering options for designers to select specific types and categories of rule violation messages to display. Each violation is accompanied by a complete description and is linked to the representative line of code to simplify its correction. In addition to individual violation reporting, AccurateC also generates statistics for each design.

Pricing and Availability

AccurateC is shipping today and supports Sun Microsystems Sun Microsystems, Inc. (NASDAQ: JAVA[3]) is an American vendor of computers, computer components, computer software, and information-technology services, founded on 24 February 1982.  and Linux operating systems Operating systems can be categorized by technology, ownership, licensing, working state, usage, and by many other characteristics. In practice, many of these groupings may overlap. . A one-year technology subscription license (TSL TSL Texas State Library
TSL Transport Layer Security
TSL Techsideline.com (website)
TSL Teen Second Life (website)
TSL The Svedberg Laboratory (Uppsala, Sweden) 
) starts at $10,000 for the AccurateC Rule Checker.

More information on AccurateC and Willamette HDL's training products can be found at: http://www.whdl.com, or send email to info@whdl.com. Or, contact Mike Baird at (503) 590-8499 or mike@whdl.com.

About Willamette HDL

Founded in 1993, Willamette HDL, Inc., delivers training, consulting services, and software products that help language-based hardware design projects be more successful. Attended by more than 2,500 students, its extensive offering of Verilog, VHDL (VHSIC Hardware Description Language) A hardware description language (HDL) used to design electronic systems at the component, board and system level. VHDL allows models to be developed at a very high level of abstraction. , and SystemC technology training range from language introduction courses to advanced modeling for optimal results. In addition to classroom instruction and customized on-site training, WHDL offers self-paced, computer-based training See CBT.

(application) Computer-Based Training - (CBT) Training (of humans) done by interaction with a computer. The programs and data used in CBT are known as "courseware."
 courses on their website. For C++-based design, the company offers AccurateC, a complete language rule checker. Willamette HDL is a privately held and self funded company based in Beaverton, Oregon Beaverton is a city in Washington County, Oregon, United States, seven miles west of Portland in the Tualatin River Valley. As of May 2006, its population is estimated to be 84,270,[1] 9.1% more than the 2000 census figure of 76,129. . For more information about Willamette HDL and its products, call (503) 590-8499 or visit its website at http://www.whdl.com.

AccurateC is a trademark of Willamette HDL, Inc. Willamette HDL acknowledges trademarks or registered trademarks of other organizations for their respective products and services.
COPYRIGHT 2001 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2001, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Feb 12, 2001
Words:652
Previous Article:Brass Eagle Inc. to Broadcast Review of Fourth Quarter and Fiscal Year 2000 Financial Results Over the Internet.
Next Article:Ocean Power Corporation and Science Applications International Corporation Execute Term Sheet.
Topics:



Related Articles
Summit Partners With LEDA for Rules Checking.
Novas Introduces a Verilog and VHDL Design Checker.
Co-Design Automation Launches Innovative Product Line to Reshape System Design Methodologies; Noted Team of Experts Ships First True System-Level...
Co-Design Provides First Open System Verification Environment for SystemC, SpeCC, Verilog and SUPERLOG; Joins Spec C Technology Open Consortium.
CSim 2.0 Provides Comprehensive Environment for C/C++ Class Library-Based Design.
Innoveda Rolls Out Complete FPGA Design Environment; Sets New Standard for Efficiency in High-Density FPGA Design.
Synopsys and Xilinx Collaborate On System Level Design for FPGAs; Leaders in Programmable Logic and System Level Design Tools Team Up to Automate...
NEW RULE SETS FOR LEDA CHECKERS ACCELERATE AND DELIVER.(Company Business and Marketing)
C Level Design Acquires Transmodeling; Opens New Development Facility in Portland, Ore.
AMD selects Atrenta's SpyGlass to predict downstream design issues early in the design cycle.

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles