Printer Friendly
The Free Library
14,496,401 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Verplex First With Formal Verification of Complex Datapath; Quickly And Exhaustively Verifies Chips With Arithmetically Complex Logic.


Business Editors

MILPITAS, Calif.--(BUSINESS WIRE)--April 21, 2003

To answer the challenge of formally verifying designs that have compiled datapath circuitry, Verplex(TM) Systems Inc. today announced an industry first with Conformal con·for·mal  
adj.
1. Mathematics Designating or specifying a mapping of a surface or region upon another surface so that all angles between intersecting curves remain unchanged.

2.
(TM) Datapath (DP), a new component of its family of formal verification
"Verifiability" redirects here. For the Wikipedia policy, see Wikipedia:Verifiability.


In the context of hardware and software systems, formal verification
 products.

Conformal DP addresses verification challenges faced by teams developing timing critical applications such as graphics, multi-media, DSP (1) (Digital Signal Processor) A special-purpose CPU used for digital signal processing applications (see definition #2 below). It provides ultra-fast instruction sequences, such as shift and add, and multiply and add, which are commonly used in math-intensive , and communications, which often require advanced datapath optimization. It was specifically designed to verify the complex optimized datapath circuitry produced by high performance datapath and synthesis tools.

"Verplex is the first to offer a complete solution that enables designers to verify complex datapath blocks," says Andy Lin, Verplex vice president of engineering. "Without equivalence checking, designers have to rely on simulation with all of its drawbacks such as challenging debug To correct a problem in hardware or software. Debugging software means locating the errors in the source code (the program logic). Debugging hardware means finding errors in the circuit design (logical circuits) or in the physical interconnections of the circuits. , degraded quality of verification, increased risk of expensive silicon re-spins due to missed bugs, and unbearably long run times often leading to schedule delays."

According to according to
prep.
1. As stated or indicated by; on the authority of: according to historians.

2. In keeping with: according to instructions.

3.
 Lin, datapath has always been a difficult challenge for equivalence checking due to the complexity of formally verifying complex arithmetic operators Symbols for arithmetic functions: + add, - subtract, * multiply, / divide. See precedence. . It is becoming even more challenging due to Electronics Design Automation (EDA (1) (Electronic Design Automation) Using the computer to design, lay out, verify and simulate the performance of electronic circuits on a chip or printed circuit board. ) vendors incorporating datapath capability into standard synthesis tools to help engineers meet their timing requirements. "Verification engineers and hardware designers are increasingly asking for the capability to formally verify designs that have gone through complex arithmetic optimizations."

Synthesis design tools have grown so complex that an independent verification tool, such as Conformal DP, is needed to audit the process by which they generate circuitry, ensuring correct synthesis results. Other formal verification tools are not independent, and may require "side files," or data clandestinely passed from the synthesis tool, in order to verify the circuits. This greatly increases the risk that the formal verification tool uses the same assumptions that were made during the synthesis process, causing it to miss bugs introduced by the synthesis tool.

"Conformal DP has proven to be very effective in verifying our designs that have gone through complex arithmetic optimizations," remarks Hiroshi Furukawa, assistant manager, System-on-a-Chip Design Division of NEC (NEC Corporation, Tokyo, www.nec.com, www.necus.com) An electronics conglomerate known in the U.S. for its monitors. In Japan, it had the lion's share of the PC market until the late 1990s (see PC 98).

NEC was founded in Tokyo in 1899 as Nippon Electric Company, Ltd.
 Micro Systems in Japan. "Verifying datapath circuits has been very difficult and time consuming in the past, but we have found Conformal DP to be very efficient in comparing different types of datapath circuits."

With Conformal DP, designers can reliably verify datapath blocks using equivalence checking, doing away with simulation as a stopgap measure. As a result, design teams can now confidently and exhaustively verify datapath circuits with the proven accuracy of equivalence checking.

Conformal DP Feature Summary

Verplex's Conformal DP is capable of handling a wide variety of datapath structures required for high performance designs. A summary of key features includes:

-- Automatically Verifies Flat Datapath Modules: Designers often

flatten their designs during back-end processing and

optimization. Using Conformal DP, designers can easily verify

flat datapath structures without specifying boundaries or

architectures in the flattened netlist, eliminating a tedious,

time-consuming and error-prone process.

-- Automatically Verifies Merged Operators: Datapath synthesis

uses operator-merging techniques that produce faster and

smaller circuits compared to traditional synthesis, which uses

distinct (non-merged) operators. But merging operators has

prevented equivalence checking from working, until the recent

advent of Conformal DP.

-- Advanced Pipelining: Designers use pipelining techniques in

datapath synthesis to meet their timing requirements.

Conformal DP checks for proper pipeline implementation by

ensuring that the latency of the two designs is identical.

-- Carrysave Verification: Datapath synthesis can introduce

carrysave transformations during optimization for sequences of

adders, multipliers and registers. However, this can cause

register-matching problems that prevent equivalence checking

from working. Using Conformal DP, designers can now verify

circuits containing carrysave transformations.

While other equivalence checkers handle only portions of a design, Conformal DP extends support to complex synthesized datapath. With the addition of datapath capability, the Conformal family In theoretical physics, a conformal family is an irreducible representation of the Virasoro algebra. In most cases, it is uniquely determined by its primary field or a highest weight vector. The family contains all of its descendent fields.  of equivalence checking products offer a comprehensive package for complete and independent system-on-chip (SoC) verification. Designers can perform datapath verification using the same Verplex environment that has previously scaled to address their needs in embedded memory, custom I/O (Input/Output) The transfer of data between the CPU and a peripheral device. Every transfer is an output from one device and an input to another. See PC input/output.

I/O - Input/Output
, hard intellectual property (IP), custom logic needs, as well as any other future complex verification requirements.

Pricing and Availability

Conformal DP is available now and is sold as an add-on to Verplex's Conformal Logic Equivalence Checker. It is supported on Hewlett Packard HP-UX HP's version of Unix that runs on its 9000 family. It is based on SVID and incorporates features from BSD Unix along with several HP innovations.

(operating system) HP-UX - The version of Unix running on Hewlett-Packard workstations.
, Sun Microsystems Sun Microsystems, Inc. (NASDAQ: JAVA[3]) is an American vendor of computers, computer components, computer software, and information-technology services, founded on 24 February 1982.  Solaris(TM), IBM (International Business Machines Corporation, Armonk, NY, www.ibm.com) The world's largest computer company. IBM's product lines include the S/390 mainframes (zSeries), AS/400 midrange business systems (iSeries), RS/6000 workstations and servers (pSeries), Intel-based servers (xSeries)  AIX (Advanced Interactive eXecutive) IBM's Unix-based operating system which runs on its Intellistation workstations and pSeries, p5, iSeries and i5 server families. (TM), and Linux operating systems Operating systems can be categorized by technology, ownership, licensing, working state, usage, and by many other characteristics. In practice, many of these groupings may overlap.  platforms. The U.S. price for a three year, time-based license is $45,600 per year.

More information on Conformal DP and other Verplex software products can be found at http://www.verplex.com, or contact Tony Larson, vice president of marketing at Verplex. He can be reached at (408) 586-0300 or via email at tlarson@verplex.com.

About Verplex

Verplex Systems Inc. is an electronic design automation (EDA) company focused on delivering the highest-speed, highest-capacity and easiest-to-use formal verification products for complex system-on-chip (SOC) design. Founded in 1997, it is privately held and funded by leading venture capital firms Name Location Founding date Managing Partners/Directors Specialty Capital managed
5AM Ventures Menlo Park, CA; Waltham, MA 2002 John Diekman, PhD (managing partner), Scott Rocklage, PhD (managing partner), Andrew Schwab (managing partner) life sciences $200M [1]
. Corporate headquarters is located at 300 Montague Expressway, Suite 100, Milpitas, Calif. 95035. Telephone: (408) 586-0300. Facsimile: (408) 586-0230. Email: info@verplex.com. Online information is found at its web site: http://www.verplex.com.

Verplex, BlackTie and Conformal are trademarks of Verplex Systems Inc. All other companies and products referenced herein are trademarks or registered trademarks of their respective holders.
COPYRIGHT 2003 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2003, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Apr 21, 2003
Words:882
Previous Article:EVE Signs Monarch Technologies Group as its Channel Partner; Will Sell, Market ZeBu Within the Western United States.
Next Article:Micro2000 Delivers Flexible and Centralized Network Management Through RemoteScope Software.
Topics:



Related Articles
Verplex's New Transistor Extraction Tool Speeds Verification And Simplifies Intellectual Property Reuse Of Custom Designs.
VERPLEX SHIPS FULL-CHIP FORMAL RTL DESIGN VERIFICATION TOOL THAT CUTS LEARNING CURVE.(Brief Article)(Product Announcement)
AGILENT'S NETWORKING AND COMPUTING GROUP INCORPORATES VERPLEX FORMAL VERIFICATION SOLUTION IN DESIGN FLOW.(Product Information)
NEC CORPORATION STANDARDIZES ON VERPLEX FORMAL VERIFICATION TOOLS.
Sunplus selects Verplex to verify all chip designs.(deploys Conformal Logic Equivalence Checker)
Verplex Conformal MEM First Equivalence Checking Solution For Embedded Memories; Faster, More Thorough Than Simulation or Symbolic Simulation.
FMC SOTA Design Technology Adopts Verplex Systems Formal Verification for Use Throughout Design Flow.
Cadence Signs Definitive Agreement to Acquire Verplex; Electronic Design Leader Enhances RTL-GDSII Flow with Market-Leading Formal Verification...
Verplex First With Formal Verification of Complete SoCs; Conformal Family Quickly, Exhaustively Verifies Chips With Complex Logic, Memories, Custom...
Cadence Takes Formal Verification to Next Level with Conformal 5.0.

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles