Printer Friendly
The Free Library
14,599,499 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Verific Design Automation Adds DAFCA to Growing Customer List; Verific HDL Component Software to Serve as Front End to DAFCA's Product Family.


ALAMEDA, Calif. -- Electronic Design Automation (EDA (1) (Electronic Design Automation) Using the computer to design, lay out, verify and simulate the performance of electronic circuits on a chip or printed circuit board. ) Supplier Verific Design Automation today said it has added EDA newcomer DAFCA Inc. of Framingham, Mass., to its customer list.

DAFCA -- for design automation of flexible chip architectures -- is incorporating Verific's Hardware Description Language (language) Hardware Description Language - (HDL) A kind of language used for the conceptual design of integrated circuits. Examples are VHDL and Verilog.  (HDL (Hardware Description Language) A language used to describe the functions of an electronic circuit for documentation, simulation or logic synthesis (or all three). Although many proprietary HDLs have been developed, Verilog and VHDL are the major standards. ) Component Software as the Verilog and VHDL (VHSIC Hardware Description Language) A hardware description language (HDL) used to design electronic systems at the component, board and system level. VHDL allows models to be developed at a very high level of abstraction.  front end for its interconnect infrastructure solution that enables rapid system on chip (SoC) debug To correct a problem in hardware or software. Debugging software means locating the errors in the source code (the program logic). Debugging hardware means finding errors in the circuit design (logical circuits) or in the physical interconnections of the circuits. .

"Verific technology is enabling us to develop our product with full multi-language support and Verific proven Verilog and VHDL language compatibility," remarks Dave Miller The name Dave Miller could refer to:
  • Dave Miller (producer), record producer and founder of the Holiday Records, Essex Records and Palda Records labels best known for working with Bill Haley & His Comets in the early 1950s.
, vice president of engineering at DAFCA. "Working with the Verific software team, we have enjoyed a productive development relationship and appreciate their excellent responsiveness and support."

The HDL Component Software Package

"We applaud DAFCA for recognizing that Verific has the ability to deliver proven HDL component software, freeing its software team to focus on its core competency A core competency is something that a firm can do well and that meets the following three conditions specified by Hamel and Prahalad (1990):
  1. It provides customer benefits
  2. It is hard for competitors to imitate
  3. It can be leveraged widely to many products and markets.
," says Rob Dekker, Verific's president.

Verific offers a number of component software packages, all written in platform-independent C++ that compiles on Solaris, HP-UX HP's version of Unix that runs on its 9000 family. It is based on SVID and incorporates features from BSD Unix along with several HP innovations.

(operating system) HP-UX - The version of Unix running on Hewlett-Packard workstations.
, Linux and Windows platforms. Products include VHDL and Verilog parsers, analyzers, and elaborators, as well as a register transfer level (RTL (Register Transfer Level) A high-level hardware description language (HDL) for defining digital circuits. The circuits are described as a collection of registers, Boolean equations, control logic such as "if-then-else" statements as well as complex event sequences; ) database. All products are licensed as source code and come with online support and maintenance.

For more details, contact Rick Carlson, Verific's vice president of sales. He can be reached at (970) 946-1755 or via email at rick@verific.com. Or, visit Verific's website located at: http://www.verific.com.

More details on DAFCA can be found at: http://www.dafca.com.

About Verific Design Automation

Verific Design Automation was founded in 1998 by electronic design automation (EDA) industry veteran Rob Dekker. It develops and sells C++ source code-based Verilog and VHDL front ends -- parsers, analyzers and elaborators -- as well as a generic hierarchical netlist database for EDA applications. Verific's technology has been licensed in many applications, combined shipping more than 20,000 end-user copies. Corporate headquarters is located at: 1516 Oak Street, Suite 115, Alameda, Calif. 94501. Telephone: (510) 522-1555. Facsimile number: (510) 522-1553. Email: info@verific.com. Website: http://www.verific.com.

About DAFCA

DAFCA is an electronic design automation (EDA) software company developing a product suite for the post-silicon debug and error correction inside large systems-on-chip (SoC) integrated circuits. DAFCA's reconfigurable infrastructure will enables chip designers to rapidly achieve working silicon and significantly reduce the time-to-market of their devices. Learn more about the company by visiting their web site at http://www.dafca.com.

Verific Design Automation acknowledges trademarks or registered trademarks of other organizations for their respective products and services.
COPYRIGHT 2004 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2004, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Oct 13, 2004
Words:422
Previous Article:Pro-Pharmaceuticals to Present at BIO Emerging Company Investor Forum.
Next Article:Breakthrough Viyya Technology Improves Internet User Productivity; Saving Time and Money.



Related Articles
@HDL RELEASES ENHANCED VERSION OF VERILOG DEBUGGING TOOL.(Product Announcement)
Safelogic Adds Verific's HDL Component Software to Latest Release of Verifier; Verilog, VHDL Front End Integrated with Formal Verification Tool.
Verific Becomes Stelar's HDL Technology Partner.
Verific ships first commercially available SystemVerilog parser.(Verific Design Automation)
Verific Adds OpenAccess Interface to Product Portfolio; Interface Links SystemVerilog, VHDL to OpenAccess 2.2 database.
Verific Licenses HDL Component Software to Calypto Design Systems; Verific's Tools Serve as Front-End for the Breakthrough SLEC Sequential...
Verific Adds Liga Systems to Growing Customer List; Verific HDL Component Software Serves as RTL Front End to Liga Systems' New Hybrid Simulator.
ArchPro Offers Fully Functional Mixed-Language Support for Multi-Voltage Simulator.
S2C Partners With Verific Design Automation to Support SoC Design.
DeFacTo Technologies Picks Verific HDL Component Software.

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles