Printer Friendly
The Free Library
14,635,145 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Verific's HDL Component Software Propels RocketDrive from GateRocket.


New Verification Solution to Accelerate the Validation and Test of FPGA (Field Programmable Gate Array) A type of gate array that is programmed in the field rather than in a semiconductor fab. Containing up to hundreds of thousands of gates, there are a variety of FPGA architectures on the market.  Designs Before Production

BEDFORD, Mass. & ALAMEDA, Calif. -- GateRocket[TM] Inc. today announced it selected Verific Design Automation's hardware description language (language) Hardware Description Language - (HDL) A kind of language used for the conceptual design of integrated circuits. Examples are VHDL and Verilog.  (HDL (Hardware Description Language) A language used to describe the functions of an electronic circuit for documentation, simulation or logic synthesis (or all three). Although many proprietary HDLs have been developed, Verilog and VHDL are the major standards. ) Component Software to serve as the front end to the newly launched RocketDrive[TM] Device Native[TM] verification solution for advanced FPGAs.

The HDL Component Software from Verific includes SystemVerilog, Verilog and VHDL (VHSIC Hardware Description Language) A hardware description language (HDL) used to design electronic systems at the component, board and system level. VHDL allows models to be developed at a very high level of abstraction.  parsers, analyzers and elaborators. It is used in a variety of Electronic Design Automation (EDA (1) (Electronic Design Automation) Using the computer to design, lay out, verify and simulate the performance of electronic circuits on a chip or printed circuit board. ) tools for exploring, navigating, analyzing, documenting and modifying large designs, both field programmable gate array See FPGA.  (FPGA) and application specific integrated circuit (ASIC (Application Specific Integrated Circuit) Pronounced "a-sick." A chip that is custom designed for a specific application rather than a general-purpose chip such as a microprocessor. ) or application specific standard product (ASSP (Application Specific Standard Part) An ASIC chip that is designed as a generic device for a particular market. Whereas an ASIC is typically used only by its creator, ASSPs are used by many different companies in the design of their products. See ASIC. ). Written in platform-independent C++, the software compiles on Solaris, HP-UX HP's version of Unix that runs on its 9000 family. It is based on SVID and incorporates features from BSD Unix along with several HP innovations.

(operating system) HP-UX - The version of Unix running on Hewlett-Packard workstations.
, Linux and Windows platforms. All products are licensed as source code and come with online support and maintenance.

The RocketDrive Device Native verification solution is powered by the speed of hardware, the accuracy of the true chip behavior and the unbounded scalability of a system prototype. RocketDrive exhaustively validates and tests an FPGA design before committing to production, enabling shorter product development times, higher product quality and improved performance. GateRocket has integrated Verific's HDL Component Software with RocketDrive to provide the most comprehensive and compatible HDL language coverage and robustness for the user community.

"I've worked with Verific and know the team to be highly competent and customer focused, while offering the best-in-class HDL software," remarks Dave Orecchio, GateRocket's president and chief executive officer. "It was an easy choice for us. We are offering the best solution to address an acute debugging and verification problem and Verific is the only EDA tool provider that can meet our rigorous requirements."

Adds Michiel Ligthart, Verific's chief operating officer Chief Operating Officer (COO)

The officer of a firm responsible for day-to-day management, usually the president or an executive vice-president.
: "GateRocket has identified a critical situation and is delivering an innovative and flexible solution. We are delighted to have been chosen as the RTL front end for RocketDrive."

About GateRocket

GateRocket, Inc. offers the Electronic Design Automation industry's first Device Native verification solution for advanced FPGA semiconductor devices to the global electronics marketplace. The RocketDrive enables companies to verify designs faster and with higher quality. See GateRocket on-line at http://www.GateRocket.com to learn more, and visit the company's FPGA verification Blog at http://www.DeviceNative.com. Corporate headquarters is located at: 19 Crosby Drive, Suite 100, Bedford, Massachusetts 01730. Telephone: +1 (781) 908-0082. Facsimile number: +1 (781) 240-0082.

About Verific Design Automation

Verific Design Automation was founded in 1999 by electronic design automation (EDA) industry veteran Rob Dekker. It develops and sells C++ source code-based SystemVerilog, Verilog and VHDL front ends -- parsers, analyzers and elaborators -- as well as a generic hierarchical netlist database for EDA applications. Verific's technology has been licensed in many applications, combined shipping more than 45,000 end-user copies. Corporate headquarters is located at: 1516 Oak Street, Suite 115, Alameda, Calif. 94501. Telephone: (510) 522-1555. Facsimile number: (510) 522-1553. Email: info@verific.com. Website: http://www.verific.com.

GateRocket, RocketDrive and Device Native are trademarks of GateRocket Inc. GateRocket and Verific Design Automation acknowledge trademarks or registered trademarks of other organizations for their respective products and services.
COPYRIGHT 2007 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2007, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:May 9, 2007
Words:516
Previous Article:Inland Real Estate Corporation Reports $0.37 FFO Per Share for First Quarter 2007.
Next Article:Zephyr Celebrates Ten Years of Growth and Design Leadership in the Ventilation Hood Industry.(Company overview)
Topics:



Related Articles
Alcohol and the heart. (moderate drinking associated with lower rate of heart disease)
Up and down on the lipoprotein seesaw.
NEW RULE SETS FOR LEDA CHECKERS ACCELERATE AND DELIVER.(Company Business and Marketing)
Verific ships first commercially available SystemVerilog parser.(Verific Design Automation)
Verific Teams With Concept Engineering; Concept Engineering's RTLvision PRO Includes Verific HDL Component Software.
Verific Adds Liga Systems to Growing Customer List; Verific HDL Component Software Serves as RTL Front End to Liga Systems' New Hybrid Simulator.
Jasper Design Automation Integrates Verific's SystemVerilog Component Software With JasperGold Verification System; Formal Verification Supplier...
Denali Deploys Verific SystemVerilog Software for Internal Development.
DeFacTo Technologies Picks Verific HDL Component Software.
Functional Qualification Verification Startup Certess Selects Verific as HDL Component Software Provider.

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles