Printer Friendly
The Free Library
14,508,224 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

UMC and Synopsys Develop Reference Flow for UMC's Advanced Deep Submicron Processes.


Business Editors/High-Tech Writers

MOUNTAIN VIEW, Calif. & HSINCHU, Taiwan--(BUSINESS WIRE)--May 3, 2004

Collaboration Validates Synopsys' Galaxy Design

Platform for UMC's 0.13 Micron Process

Synopsys, Inc. (Nasdaq:SNPS SNPS Space Nuclear Power System ), the world leader in semiconductor design software, and UMC UMC United Methodist Church
UMC United Microelectronics Corporation
UMC University Medical Center
UMC United Microelectronics Corp (Republic of China)
UMC University of Missouri-Columbia
 (NYSE NYSE

See: New York Stock Exchange
:UMC)(TSE See Tokyo Stock Exchange.

TSE

1. See Tokyo Stock Exchange (TSE).

2. See Toronto Stock Exchange (TSE).
:2303), a world-leading semiconductor foundry, today announced that the two companies have collaborated to develop a reference design flow based on Synopsys' Galaxy(TM) Design Platform and UMC's 0.13 micron process. To validate the effectiveness of the reference design flow, Synopsys' Advanced Technology Group designed and taped out Refers to the completion of the design of a chip. The next stage is to put it into production. The term comes from the early days when designs were transferred to the fabricator via magnetic tape.  a test chip tailored to UMC's 0.13 micron process to study signal integrity and inductance effects as well as the multi-threshold voltage power optimization design technique. The successful development of the test chip helps demonstrate the effectiveness of the Galaxy Design Platform in handling the intricate design rules inherent in deep submicron system-on-chip (SoC) design.

"As process technologies and SoC designs become increasingly complex, UMC continues to expand our design support capabilities to help customers increase their chance of first silicon success," said Ken Liou, director of the Design Support division at UMC. "Working with an industry leader like Synopsys gives UMC and its customers access to a validated reference flow that reduces risk and speeds time to market. This collaboration helps ensure that the performance and capabilities of the Galaxy Design Platform can work smoothly in a UMC process flow."

The Galaxy Design Platform is an open, integrated design implementation platform, enabling advanced semiconductor design. Anchored by Synopsys' industry-leading semiconductor implementation tools and the open Milkyway(TM) database, the Galaxy Design Platform incorporates consistent timing, common libraries, delay calculation, constraints, testability, and physical verification Physical verification

A procedure auditors use to ensure that inventory recorded in the book is correct by actually checking out the physical inventory.
 from RTL (Register Transfer Level) A high-level hardware description language (HDL) for defining digital circuits. The circuits are described as a collection of registers, Boolean equations, control logic such as "if-then-else" statements as well as complex event sequences;  all the way to silicon.

"Synopsys works with world-class foundries like UMC to solve our mutual customers' timing closure, and verification challenges," said Rich Goldman, vice president of Strategic Market Development at Synopsys. "This collaboration is important to help ensure that Synopsys' Galaxy Design Platform offers UMC customers a complete, reliable RTL-to-GDSII design flow. We will continue to work with UMC to address future challenges of even deeper submicron processes."

Availability

The UMC/Synopsys reference design flow is available today and can be accessed from UMC's website at http://my.umc.com. The reference design flow was co-developed by UMC and Synopsys Professional Services and uses industry-leading Synopsys EDA (1) (Electronic Design Automation) Using the computer to design, lay out, verify and simulate the performance of electronic circuits on a chip or printed circuit board.  tools including Design Compiler(R), DFT DFT - discrete Fourier transform  Compiler(TM), VCS (1) (Verilog Computer Simulator) See Verilog.

(2) (Version Control System) See version control.
(R), Formality(R), Physical Compiler(R), Astro(TM), PrimeTime(R), Star-RCXT(TM), and Hercules(TM) PVS PVS 1 Persistent vegetative state, see there 2. Pulmonary valve stenosis .

About UMC

UMC (NYSE:UMC)(TSE:2303) is a leading global semiconductor foundry that manufactures advanced process ICs for applications spanning every major sector of the semiconductor industry. UMC delivers cutting-edge foundry technologies that enable sophisticated system-on-chip (SOC) designs, including 90nm copper, 0.13um copper, embedded DRAM, and mixed signal/RFCMOS. UMC is also a leader in 300mm manufacturing; Fab 12A in Taiwan is currently in volume production for a variety of customer products, while Singapore-based UMCi has just entered volume production. UMC employs over 8,500 people worldwide and has offices in Taiwan, Japan, Singapore, Europe, and the United States. UMC can be found on the web at http://www.umc.com.

About Synopsys

Synopsys, Inc. (Nasdaq:SNPS) is the world leader in electronic design automation (EDA) software for semiconductor design. The company delivers technology-leading semiconductor design and verification platforms and IC manufacturing software products to the global electronics market, enabling the development and production of complex systems-on-chips (SoCs). Synopsys also provides intellectual property and design services to simplify the design process and accelerate time-to-market for its customers. Synopsys is headquartered in Mountain View, California For the census-designated place, see Mountain View, Contra Costa County, California. For other places called "Mountain View", see .
Mountain View is a city in Santa Clara County, in the U.S. state of California. The city gets its name from the views of the Santa Cruz Mountains.
, and has more than 60 offices located throughout North America, Europe, Japan and Asia. Visit Synopsys online at http://www.synopsys.com.

Synopsys, Design Compiler, Physical Compiler, PrimeTime, Formality and VCS are registered trademarks of Synopsys, Inc. Astro, DFT Compiler, Galaxy, Hercules, Milkyway, and Star-RCXT are trademarks of Synopsys. All other trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.
COPYRIGHT 2004 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2004, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Geographic Code:1USA
Date:May 3, 2004
Words:666
Previous Article:eLinear Announces $300,000 in New Projects.
Next Article:ADVISORY/BoldMotion to Exhibit at 21st Annual Catalog Conference; Visit Booth #1434 and Register to Win FREE Nikon CoolPix SQ Digital Camera.
Topics:



Related Articles
UMC Group Partners With Synopsys to Ensure Highest IC Performance and Reliability.
Mentor Graphics and UMC Group Deliver Critical Support for 0.18-Micron Process.
Simplex Joins the Synopsys in-Sync Program to Provide Tool Interoperability for Timing Verification Flows.
Synopsys And UMC Group Partner to Ensure Performance of 0.18-micron Copper Process.
Ultima's Delay Analysis Solution Validated by UMC for Full-Chip Timing Verification.
Mentor Graphics and UMC Deliver IC Design Kits Through Expanded Partnership Design Kit Support is an Important Factor in RF and AMS Design.
UMC, Synopsys and Virtual Silicon Collaborate to Help Customers Get From Design Specification to Silicon More Quickly.
Synopsys and UMC Collaborate On Signal Integrity Test Chip.
Mentor Graphics and UMC Strengthen Partnership with the Development of 0.18 Micron Mixed-Signal Design Kits.
Mentor Graphics and UMC Deliver Analog Mixed-Signal Reference Flow.

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles