Printer Friendly
The Free Library
14,559,005 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Tru-Si Technologies and OSE-USA Announce Joint Thin-Wafer Development Program; Goal is Higher-Yield Production of Stacked Die Assemblies.


Business Editors/High-Tech Writers

SUNNYVALE, Calif.--(BUSINESS WIRE)--March 5, 2002

Tru-Si Technologies, Inc., and OSE-USA today announced a joint development effort to create strong, ultra-thin microchip die that can be stacked and interconnected with up to four die per package, with very high yields in volume manufacturing.

An innovator of advanced wafer-thinning processes and applications, Tru-Si will utilize its processing knowledge and proprietary equipment for dry plasma etching A method for inscribing a pattern on a wafer by shooting hot ions through a mask to evaporate the silicon dioxide insulation layer. Dry plasma etching replaces the wet processing method that uses film and acid for developing the pattern.  to produce silicon wafers that are thinned to 100 microns or less.

OSE-USA, a leading provider of advanced technology IC package assembly and manufacturing services, will develop the specialized dicing, mounting, and bonding processes for interconnecting the thinned die into conventional ball gate array (BGA (Ball Grid Array) A popular surface mount chip package that uses a grid of solder balls as its connectors. Available in plastic and ceramic varieties, BGA is noted for its compact size, high lead count and low inductance, which allows lower voltages to be used. ) packages.

OSE-USA Vice-President of Development, Dave Tovar, said the common goal of the initiative is to demonstrate a production-ready process for stacking several die with very high yields. "However," he said, "one significant problem in building stacked assemblies today is die cracking that occurs when a larger die is laid onto a smaller die. We believe that this cracking is exacerbated by die weakness resulting from the grinding and/or polishing process used to thin wafers. By removing grinding damage we feel that we will resolve this die weakness and reduce other factors that impact the yield and limit our assembly flexibility."

According to Tru-Si CTO (Chief Technical Officer) The executive responsible for the technical direction of an organization. See CIO and salary survey. , Pat Halahan, other companies have announced similar efforts, but have overlooked the critical step of removing the silicon damage created by thin wafer grinding processes. "Tru-Si pioneered technology to etch away grinding and/or polishing damage, and has successfully demonstrated damage removal and wafer thinning on 200mm wafers to thicknesses as low as 50 microns," Halahan said. "Our worldwide base of installations are routinely thinning wafers, so we've gleaned a wealth of manufacturing experience to apply to delivering die with the strength necessary for stacked assemblies."

Stacked die assemblies have gained industry interest as a way to increase product functionality without increasing package size and without die redesign. By stacking the die vertically, as opposed to horizontally, as is done with multichip modules (MCMs), the product gains increased functionality and smaller size.

About Tru-Si

Headquartered in California's Silicon Valley, privately-held Tru-Si Technologies serves the global semiconductor industry with innovative solutions for damage-free wafer thinning, ultra-thin wafer handling and new chip-to-chip interconnection structures. The company's proprietary technologies for atmospheric downstream plasma (ADP (1) (Automatic Data Processing) Synonymous with data processing (DP), electronic data processing (EDP) and information processing.

(2) (Automatic Data Processing, Inc., Roseland, NJ, www.adp.
) chemical dry etching and NoTouch(TM) handling, along with revolutionary through-silicon applications, enable semiconductor manufacturers to meet burgeoning demand for smaller, thinner, cheaper and more functional devices used in wireless, portable, smart-card, networking, security and Internet applications. Tru-Si's technology is used by leading chipmakers in some of the world's first high-volume ultra-thin wafer production lines. For more information about Tru-Si, visit the company online at www.trusi.com.

About OSE-USA

OSE-USA, Inc., formally know as Integrated Packaging Assembly Corporation (IPAC IPAC Infrared Processing and Analysis Center (NASA Caltech/JPL)
IPAC Institute of Public Administration of Canada
IPAC Intra-Governmental Payment and Collection System
IPAC International Pharmaceutical Aerosol Consortium
), one of the nation's onshore providers of advanced packaging assembly services, announced its new name in 2001 to reflect the company's strategic reorganization and association with Orient Semiconductor Electronics, Inc., of Taiwan. Located in the heart of Silicon Valley, the company's close proximity to its customers and leading packaging technology allows OSE-USA to provide dynamic, quick response, application-specific packaging solutions in QFP (Quad FlatPack) A square, surface mount chip package that has leads on all four sides and comes in several varieties. PQFP (Plastic QFP) may refer to all of the following QFP types. All quad flatpacks use gull-wing leads, except for the CQFP, which stick straight out. , LQFP See QFP. , TQFP See QFP. , PBGA PBGA Plastic Ball Grid Array , Chip Scale Packaging (hardware) Chip Scale Packaging - (CSP) A type of surface mount integrated circuit packaging that provides pre-speed-sorted, pre-tested and pre-packaged die without requiring special testing. An example is Motorola's Micro SMT packaging. , MLP (Meridian Lossless Packing) The compression technique used in DVD-Audio that provides the highest audio quality. It delivers two channels at 192 kHz with 24-bit samples or six channels at 96 kHz. , Flip Chip, Stacked Die, System in Package, MCM, and other microelectronic packages. The assembly service is complemented with its ability to provide Quick Turn Service for above mentioned package portfolios. Recently, OSE-USA has started a design center, which allows it to design a new leadframe or substrate and assemble the package at its facilities. For more information about OSE-USA, visit the company online at www.ose-usa.com.
COPYRIGHT 2002 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2002, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Mar 5, 2002
Words:607
Previous Article:Aura Retires Approximately $15.3 Million in Debt.
Next Article:U.S. Robotics Launches New Reseller Program At Comdex Chicago 2002.
Topics:



Related Articles
Stacked die CSPs see double digit growth.(Market Watch)(TechSearch International Inc.)(Brief Article)
Tray feeder.(Product Spotlight)(Besi Die Handling Inc.)(Brief Article)
Asia upswings with MEMS R&D and microsystems assembly.(Asia Watch)
The slow road to recovery: optimism and advanced packaging will help lead us out of the slump.(On the Forefront)
Wafer-level packaging today: WLP represents one of the most exciting and innovative frontiers in the packaging industry.(SMTA Series)
A bright outlook for 2004; barring unforeseen events, 2004 is projected to be good year.(On the Forefront)
Assembly and reliability of a wafer-level CSP; an experiment reveals that wafer-level devices can be assembled in high yield using standard...
Green's gains.(Editorial)
3-D packaging gets ready for prime time: among the benefits: improved RC delay and power consumption.(On the Forefront)
For consumer products, thin is in: but the ideal package solution is up for debate.(On the Forefront)

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles