Printer Friendly
The Free Library
14,507,670 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Tower Semiconductor Expands High-Voltage Technology Offering with Synopsys' Hercules PVS.


New Rule Files Complement Tower's Release of High-Voltage Technology

MOUNTAIN VIEW, Calif. & MIGDAL HAEMEK, Israel -- Synopsys, Inc., a world leader in semiconductor design software, and Tower Semiconductor Ltd. (Nasdaq:TSEM TSEM Tower Semiconductor Ltd. (stock symbol)
TSEM Transmission Scanning Electron Microscopy
TSEM TOW System Evaluation Missile
) (TASE TASE Tel Aviv Stock Exchange
TASE The All Seeing Eye
TASE Tactical Air Support Element
TASE Thrust Assessment Support Environment
TASE Telecontrol Application Service Elements (IEC communications protocol) 
:TSEM), a pure-play independent specialty foundry, today announced that Synopsys' Hercules[TM] Physical Verification Suite (PVS PVS 1 Persistent vegetative state, see there 2. Pulmonary valve stenosis ) rule files are now available for Tower Semiconductor's release of 180-nanometer (nm) high-voltage technology. The availability of Hercules rule files for both design rule checking (DRC DRC Democratic Republic of Congo
DRC Down (Stage) Right Center
DRC Director(ate) of Reserve Components
DRC Disability Rights Commission (United Kingdom) 
) and layout versus schematic The Layout Versus Schematic (LVS) is the class of electronic design automation (EDA) verification software that determines whether a particular integrated circuit layout corresponds to the original schematic or circuit diagram of the design.  (LVS LVS Linux Virtual Server
LVS Live Vaccine Strain
LVS Las Vegas, New Mexico (Airport Code)
LVS Low Voltage Switchgear
LVS Logistical Vehicle System
LVS Laser Vibration Sensor
LVS Logistics Vehicle System
) on this specialized process is the result of close cooperation between the two companies. Hercules rule files are also supported in Tower's standard logic technology processes.

"Tower's continued support of Hercules PVS for sign-off verification enables our customers to continue working in the Synopsys design environment for our specialized technology offering," said Yaakov Milstain, vice president and general manager for design services at Tower. "This joint endeavor is evidence of our strong relationship with Synopsys, one of the leading EDA (1) (Electronic Design Automation) Using the computer to design, lay out, verify and simulate the performance of electronic circuits on a chip or printed circuit board.  providers."

The Hercules DRC rule file development, including support for specialized 180nm high-voltage devices, has been qualified for sign-off using a rigorous set of specialized test cases. Hercules LVS can also be used with Synopsys' Star-RCXT[TM] extraction solution to merge highly accurate parasitic data with the schematic-level devices. This unique capability delivers greater simulation accuracy while allowing circuit designers to design and analyze circuits at a familiar level of detail.

"The availability of Hercules PVS rule files for Tower's high-voltage technology demonstrates the broadening foundry support for Hercules PVS on specialized processes," said Anantha Sethuraman, vice president of marketing, Design for Manufacturing, at Synopsys. "Qualification by foundries such as Tower Semiconductor enables our mutual customers to benefit from higher DRC performance and a proven transistor flow."

About Synopsys DFM

With its design for manufacturing (DFM) tools, Synopsys is expanding on what is already the industry's most comprehensive DFM solution that spans from RTL to silicon. Synopsys' DFM product family addresses critical manufacturability and yield issues with the following products: IC Compiler physical design solution, PrimeYield LCC, PrimeYield CMP CMP (cytidine monophosphate): see cytosine.


(1) (CMP Media LLC, Manhasset, NY, www.cmp.com) Part of United Business Media, CMP is a leading integrated media company that offers a wide variety of publications and services in the information
 and PrimeYield CAA Caa

See CCC.
, Hercules([TM])PVS, Proteus OPC, CATS([R]) mask data preparation Mask data preparation is the step that translates an intended set of polygons on an integrated circuit layout into a form that can be physically written by the photomask writer.  product, SiVL([R]) lithography verification tool, patented PSM technology, and physics-based TCAD TCAD Technology Computer-Aided Design
TCAD Tompkins County Area Development (Ithaca, NY, USA)
TCAD Travis Central Appraisal District (Austin, Texas)
TCAD Tennessee Commission on Aging and Disability
 suite of simulation products. Synopsys' Manufacturing Yield Management (MYM) solutions extend directly into the fab, providing customers real time access to yield data and the analysis capability needed to reduce random, systematic and parametric defects.

About Synopsys

Synopsys, Inc. is a world leader in electronic design automation (EDA) software for semiconductor design. The company delivers technology-leading semiconductor design and verification platforms and IC manufacturing software products to the global electronics market, enabling the development and production of complex systems-on-chip (SoCs). Synopsys also provides intellectual property and design services to simplify the design process and accelerate time-to-market for its customers. Synopsys has its headquarters in Mountain View, Calif., and has offices in more than 60 locations throughout North America, Europe, and Asia. Visit Synopsys online at http://www.synopsys.com.

About Tower Semiconductor

Tower Semiconductor Ltd. is a pure-play independent specialty wafer foundry established in 1993. The company manufactures integrated circuits with geometries ranging from 1.0 to 0.13-micron; it also provides complementary technical services and design support. In addition to digital CMOS (Complementary Metal Oxide Semiconductor) Pronounced "c-moss." The most widely used integrated circuit design. It is found in almost every electronic product from handheld devices to mainframes.  process technology, Tower offers advanced non-volatile memory solutions, mixed-signal & RF-CMOS RF-CMOS Radio-Frequency Complementary Metal-Oxide Semi-Conductor , and CMOS image-sensor technologies. To provide world-class customer service, the company maintains two manufacturing facilities: Fab 1 has process technologies from 1.0 to 0.35 micron and can produce up to 16,000 150mm wafers per month. Fab 2 features 0.18 and 0.13-micron, standard and specialized process technologies, and has the current capacity of up to 15,000 200mm wafers per month. Tower's Web site is located at http://www.towersemi.com.

Safe Harbor

This press release includes forward-looking statements, which are subject to risks and uncertainties. Actual results may vary from those projected or implied by such forward-looking statements. A complete discussion of risks and uncertainties that may affect the accuracy of forward-looking statements included in this press release or which may otherwise affect our business is included under the heading "Risk Factors" in our most recent Annual Report on Form 20-F, Forms F-1, F-3 and 6-K, as were filed with the Securities and Exchange Commission and the Israel Securities Authority The Israel Securities Authority (ISA) is Israel's securities regulator. Its Chairman since 2002 is Moshe Tery. Establishment
The ISA was established pursuant to the Securities Law, 5728-1968.
. We do not intend to update, and expressly disclaim any obligation to update, the information contained in this release.

Synopsys, CATS, PrimeTime and SiVL are registered trademarks of Synopsys, Inc. Hercules and Star-RCXT are trademarks of Synopsys, Inc. Any other trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.
COPYRIGHT 2006 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2006, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Dec 12, 2006
Words:766
Previous Article:Alchip Unveils First Silicon Success of the SING Processor for World's Fastest Supercomputer Developed by the University of Tokyo.
Next Article:Third Brigade Host Intrusion Prevention System Delivers Protection for Microsoft Windows Vista(TM).
Topics:



Related Articles
Synopsys' VERA Adopted by Transmeta for Verification of Crusoe Family of Microprocessors; Transmeta Improves Verification Efficiency and Expands...
Synopsys Teams With STMicroelectronics to Lower Overall Cost of Test for Complex SoCs.
Artisan Components and Synopsys Announce Availability Of Libraries Supporting Comprehensive Signal Integrity Solutions.
Agere Systems Tapes Out 11 Million Gate System-on-Chip Using Synopsys' Astro Physical Design Solution; Astro Speeds Design Closure for Versatile...
Synopsys Enhances Galaxy Design Platform with Comprehensive Signal Integrity Solution.
Synopsys and Artisan Collaborate To Offer Broad Library Support For Signal Integrity, Test, Power And Physical Verification.
Synopsys Announces Availability of Galaxy Design and Discovery Verification Platform Tools for Intel Itanium 2-Based Systems.
What you can use on your weapon.(Small Arms ...)
Foam metering unit improves heat control.(RIM/Urethanes)
Synopsys to Distribute Tower Semiconductor's 0.18- and 0.13-Micron Silicon Libraries within DesignWare Library.

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles