Printer Friendly
The Free Library
14,488,716 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Toshiba develops Multi-Chip Package (MCP) which realizes stacking of 9 layers with 1.4mm thickness.


Toshiba America Electronic Components, Inc. (TAEC TAEC Toshiba America Electronic Components, Inc.
TAEC Thailand Atomic Energy Commission
) has announced that its parent Toshiba Corporation (company) Toshiba Corporation - A Japanese technology manufacturer with 364 subsidiaries worldwide. Toshiba makes and sells electronics for home, office, industry and health care including information and communication systems, electronic components, heavy electrical apparatus,  (Toshiba) has developed a Multi-Chip Package (MCP (1) See Microsoft certification.

(2) (MultiChip Package) A chip package that contains two or more chips. It is essentially a multichip module (MCM) that uses a laminated, printed-circuit-board-like substrate (MCM-L) rather than ceramic (MCM-C).
) of 1.4mm thickness that can stack 9 layers (6 memory chips with 3 spacers). Toshiba has utilized advanced process and mounting technology to shrink each memory chip to 70 micron thickness, the thinnest in the world for MCP applications, and then bond the chips together in one package by wires. The miniature MCP consists of a combination of memory chips, such as SRAM See static RAM.

SRAM - static random-access memory
, SDRAM (Synchronous DRAM) A type of dynamic RAM (DRAM) memory chip that has been widely used since the late 1990s. SDRAM chips eliminated wait states by dividing the chip into two cell blocks and interleaving data between them. , NOR Flash memory and NAND Flash See flash memory.  memory, and has a total capacity of 776 megabits (Mb) in one sample application. The chip combination available in this MCP is flexible to accommodate the performance requirements of the customer and to create the most effective package. Toshiba plans to launch new MCP products in May 2004.

By using the latest process technology, Toshiba was able to develop chips that are approximately 15 micron thinner than Toshiba's current design (85 micron). As a result of this and improved mounting technology, the MCP can stack 9 layers with 6 memory chips and then wire-bond the layers together for total 1.4mm thickness. Overall thickness of the MCP remains the same as the current size of 1.4mm, thanks to the improvement in process technology, even though the number of layers has increased from 6 to 9. Also, in order to optimize data transfer between the CPU CPU
 in full central processing unit

Principal component of a digital computer, composed of a control unit, an instruction-decoding unit, and an arithmetic-logic unit.
 and MCP, Toshiba has adapted a "triple- data bus system" which consists of a high speed bus (for SDRAM and NOR), a middle speed bus (for SRAM and NOR) and NAND (Not AND) A Boolean logic operation that is true if any single input is false. Two-input NAND gates are often used as the sole logic element on gate array chips, because all Boolean operations can be created from NAND gates. See flash memory.  bus.

"The addition of the triple data bus in a nine-layer MCP further demonstrates Toshiba's advanced packaging leadership and enables us to optimize overall performance of the memory subsystem, while giving our customers the flexibility to choose the type and density of memory they need to meet the requirements of today's and tomorrow's advanced multimedia- equipped cellular phones," said Scott Beekman, business development manager, communication memory products, for TAEC.

The small and thin MCP with dimensions of 11mm (W) x 14mm (D) x 1.4mm (H) will enable digital mobile equipment, such as mobile phones with cameras, to carry larger memory capacity with high density. It will also provide customers with high-speed-data-programming and low power consumption when the most suitable combination of memory chips is chosen for the customer's application. The start of sales in May 2004 is expected to solidify Toshiba's leadership in MCP technology, which is fast becoming the device of choice for mobile phones with advanced functions such as camera and for other personal digital equipment.
COPYRIGHT 2004 Millin Publishing, Inc.
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2004, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:EDP Weekly's IT Monitor
Geographic Code:9JAPA
Date:Jan 26, 2004
Words:437
Previous Article:Penguin Computing launching Intel Itanium platforms.(Brief Article)
Next Article:NICE joins forces with IBM to deliver fully-integrated digital media solutions and related services.
Topics:



Related Articles
FUJITSU INTRODUCES STACKED MCPS WITH NAND FLASH MEMORY AND FCRAM.(Product Announcement)
M-Systems to develop DiskOnChip-based memory subsystems in a Multi-Chip Package.
Asia upswings with MEMS R&D and microsystems assembly.(Asia Watch)
Defense electronics boosts advanced packaging: recent events have helped to increase the need for advanced packaging technology in military...
What quiet packaging revolution? The drive for low-cost packages is pushing thermoplastics into the mainstream.(Emerging Technology)
Is SiP haunted by the MCM ghost? Thanks to cellphones, stacked-die packages are ringing up gains.(On the Forefront)
3-D packaging gets ready for prime time: among the benefits: improved RC delay and power consumption.(On the Forefront)
Toshiba Announces Gallium Nitride Power FET With World's Highest Power Output; Achievement of 174W Output Power at 6GHz will Support Enhanced...
NEC Electronics and NEC Unveil Innovative System-in-Package TechnologySingle-Package 3-D SiP Technology Enables High-Speed and High-Resolution for...
For consumer products, thin is in: but the ideal package solution is up for debate.(On the Forefront)

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles