Printer Friendly
The Free Library
14,506,237 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Toshiba Develops 8Mb Low-Power SRAM Device and Industry's First 8Mb SRAM/64Mb NOR Flash Stacked MCP Memory Device.


Business Editors and High-Tech Writers

IRVINE, Calif.--(BUSINESS WIRE)--March 9, 2000

Smaller Form-Factor Packaging Combined With High-Density

Memory Solutions, Enable Advanced Features in

Cellular Phones and Hand-Held Devices

Toshiba America Electronic Components Inc. (TAEC TAEC Toshiba America Electronic Components, Inc.
TAEC Thailand Atomic Energy Commission
), Thursday announced that Toshiba Corp. has developed a low-power 8-megabit (Mb) SRAM See static RAM.

SRAM - static random-access memory
 device, along with the industry's first 8Mb/64Mb NOR flash stacked multi-chip package (MCP (1) See Microsoft certification.

(2) (MultiChip Package) A chip package that contains two or more chips. It is essentially a multichip module (MCM) that uses a laminated, printed-circuit-board-like substrate (MCM-L) rather than ceramic (MCM-C).
) device using the most advanced processing technologies available for SRAM and NOR flash memories.

The TC55W800FT SRAM enables the design of full-featured, light-weight and smaller hand-held systems, while the TH50VSF VSF - Virtual Software Factory 3680/3681AASB AASB Australian Accounting Standards Board
AASB Alabama Association of School Boards
AASB Association of Alaska School Boards
AASB American Association of Small Businesses
AASB Association of American Schools in Brazil
AASB Advanced Audio Server Base
 stacked MCP device is emerging as the packaging solution of choice for cellular phone applications requiring smaller and lighter components.

"As a worldwide leader in memory and developer of multi-chip packaging solutions, we have aligned our low-power SRAM and NOR flash products with the wireless market," said Kevin Kilbuck, senior business development manager for TAEC's memory business unit.

"In response to the emergence of full-featured cellular phones requiring higher-density memory solutions, Toshiba is the first supplier to market with a full-CMOS 8Mb SRAM and a 64Mb read while write (RWW RWW Read Write Web (website)
RWW Remote Web Workplace (Windows 2003 server)
RWW Read While Write
RWW Rear Wash-Wipe (used car adverstisements)
RWW Real World Web
) NOR flash in a single, space-saving package."

Demand for SRAM and Flash is migrating to higher densities and smaller packaging in order to accommodate the latest applications and features such as Internet access See how to access the Internet. , PDA (Personal Digital Assistant) A handheld computer for managing contacts, appointments and tasks. It typically includes a name and address database, calendar, to-do list and note taker, which are the functions in a personal information manager (see PIM).  capability and video and music transmission via the cellular phone network.

In cellular phone applications, low-power SRAM is utilized as the buffer/working memory, while NOR flash stores the program memory and user data such as names and phone numbers. By converting from a traditional 4-transistor, 2-resistor SRAM cell to a full-CMOS (6-transistor) cell, Toshiba has reduced the standby current significantly in order to increase battery life.

Toshiba's stacked MCP device combines 8Mb low-power SRAM and 64Mb NOR flash into one single space-saving stacked ball grid array “BGA” redirects here. For other uses, see BGA (disambiguation).

A ball grid array (BGA) is a type of surface-mount packaging used for integrated circuits.
 (BGA (Ball Grid Array) A popular surface mount chip package that uses a grid of solder balls as its connectors. Available in plastic and ceramic varieties, BGA is noted for its compact size, high lead count and low inductance, which allows lower voltages to be used. ) package solution. An innovative SRAM pin-out enables both devices to share address lines and eliminates the need for redundant address pins. The MCP device is packaged in a 56-signal BGA located on a 9x12 millimeter (mm) area with a 0.80mm ball pitch.

In addition to the upward migration capability realized by reducing redundant pins, the four center balls are not required and have been removed. This allows a maximum of two signals between any two adjacent balls, relaxing the printed circuit board (PCB PCB: see polychlorinated biphenyl.
PCB
 in full polychlorinated biphenyl

Any of a class of highly stable organic compounds prepared by the reaction of chlorine with biphenyl, a two-ring compound.
) specifications and minimizing the layers.

Toshiba has enhanced its NOR flash memory offering by adding read while write (RWW) functionality to the 64Mb device. A RWW NOR flash device is essentially two or more flash memory arrays on one die eliminating the EEPROM (Electrically Erasable Programmable ROM) A rewritable memory chip that holds its content without power. Although EEPROMs spawned flash memory, EEPROMs are byte addressable at the write level, whereas flash chips must erase a block of bytes before rewriting. . One array can be used to store data while code is executed from another array.

With this device, Toshiba has enabled greater system design flexibility by using a 17-bank architecture that allows reading from any other bank not in use for writing/reading operations. The device is organized with one 64 kilobyte (thousand bytes). For technical specifications, it refers to 1,024 bytes. In general usage, it typically refers to an even one thousand bytes (see kilo). Also KB, Kbyte and K-byte. See space/time.

(unit) kilobyte - (KB) 2^10 = 1024 bytes.

See prefix.
 (kB) bank, one 448kB bank, and 15 banks of 512kB. Top and bottom boot block architectures are available with block sizes of 8kB.

The 64Mb RWW NOR flash memory device features one of the industry's smallest memory cell sizes, which enables reduction in die size, cost, package size and power consumption. This small memory cell is achieved using Toshiba's shallow trench cell design, 0.20 micron (um) process technology and the company's Scalable by Design(TM) approach.

Like Toshiba's other NOR flash devices, the 64Mb RWW device provides automatic algorithms for programming, block erasure ERASURE, contracts, evidence. The obliteration of a writing; it will render it void or not under the same circumstances as an interlineation. (q.v.) Vide 5 Pet. S. C. R. 560; 11 Co. 88; 4 Cruise, Dig. 368; 13 Vin. Ab. 41; Fitzg. 207; 5 Bing. R. 183; 3 C. & P. 65; 2 Wend. R. 555; 11 Conn.  and chip erasure to ensure that data is properly programmed and erased. Additional functions include erase suspend as well as erase resume and block protection to prevent accidental programming or erasure of the protected block. The new device is compatible with the programming algorithms of AMD/Fujitsu and shares a common package type.

Toshiba's 8Mb low-power SRAM memory cell is achieved using 0.22um full-CMOS process technology using six transistor SRAM memory cells and is housed in a 48-pin TSOP (Thin Small Outline Package) A very thin, plastic, rectangular surface mount chip package with gull-wing pins on its two short sides. TSOPs are about a third as thick as SOJ chips. See gull-wing lead, SOP, SOJ and chip package.  Type I package as a discrete solution. The SRAM device has the same common pin locations as the 64Mb NOR flash memory device to enable the two devices to be stacked during assembly of the MCP. The 8Mb low-power SRAM is available in speeds up to 55 nanoseconds (ns).

Toshiba's new high-density, low-power stacked MCP device is encased en·case  
tr.v. en·cased, en·cas·ing, en·cas·es
To enclose in or as if in a case.



en·casement n.
 in a 56-signal BGA package. The device operates with a 2.3 volt (V) to 3.0V SRAM power supply and a 2.7V to 3.6V Flash power supply, which meets the low-power requirements of cellular phones.

The company plans to sample a 32Mb NOR flash in April 2000 and offer this product along with its 4Mb/8Mb SRAM in various MCP configurations.

Pricing and Availability

Samples of Toshiba's TC55W800FT low-power SRAM are available now priced at $40. Production quantities will be available in April 2000 and production pricing will be available at that time. Samples of Toshiba's TH50VSF3680/3681AASB 8Mb SRAM and 64Mb NOR flash MCP will be available at the end of March priced at $95. Production quantities will be available June 2000, and production pricing will be available at that time.

Technical Specifications


Part Number            TC55W800FT              TH50VSF3680/3681AASB
Component Type         8Mb low-power SRAM      8Mb SRAM and 64Mb RWW
                                               NOR Flash
Design Rule            0.22 um                 0.22 um
Operating Voltage      VCC=2.3 to 3.0V         VCC(SRAM)=2.3 to 3.0V
                                               VCC(Flash)=2.7 to 3.6V
Access Time            55ns                    100ns
Package Type           48-pin TSOP Type I      56-signal BGA (9x12mm)


About Toshiba

Toshiba America Electronic Components Inc. (TAEC) is the North American North American

named after North America.


North American blastomycosis
see North American blastomycosis.

North American cattle tick
see boophilusannulatus.
 engineering, manufacturing, marketing and sales arm of Toshiba Semiconductor Company and Display Devices and Components Company. TAEC is recognized as one of the world's largest suppliers of semiconductor, electronic component and storage solutions.

Toshiba's Semiconductor Company is one of the world's leading manufacturers and suppliers of semiconductor products including LSIs, microprocessors and controllers and advanced memory products, in addition to discrete and bipolar components.

The company is also responsible for global sales and marketing of other major electronic components including liquid crystal displays, color display and picture tubes, lithium-ion and other secondary batteries. For additional information, visit TAEC's Web site at, http://www.toshiba.com/taec.

Note: Scalable by Design is a trademark of Toshiba America Electronic Components Inc.

Editors Note: Reader inquiries publish 800/879-4963, ext. 208. Photo available upon request, contact Kim Buckley at 714/245-7500.
COPYRIGHT 2000 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2000, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Geographic Code:1USA
Date:Mar 9, 2000
Words:1062
Previous Article:Metris Increases First Quarter and Full Year Earnings Expectations For 2000.
Next Article:Enterasys Networks Switching Solution Facilitates Access To Real-Time Financial Data For Australian Investment Group's 140,000 Clients.



Related Articles
Industry Leaders Support Standard for Multi-Chip Memory Device Packaging.
FUJITSU INTRODUCES NEW MULTI-CHIP PACKAGE.(Company Business and Marketing)
Fujitsu Introduces Industry's First Stacked MCP with NAND Flash Memory and FCRAM; Features Cost-Effective, High Density Data Storage for Video,...
FUJITSU INTRODUCES STACKED MCPS WITH NAND FLASH MEMORY AND FCRAM.(Product Announcement)
SanDisk Includes High-Capacity, NAND Flash Memory Chips In Its Product Line.(Company Business and Marketing)
M-Systems to develop DiskOnChip-based memory subsystems in a Multi-Chip Package.
AMD intros the lowest power flash memory device for high-end cellular phones.(AMD's Am29BDS640G flash memory unit)(Product Announcement)
Toshiba develops Multi-Chip Package (MCP) which realizes stacking of 9 layers with 1.4mm thickness.
Is SiP haunted by the MCM ghost? Thanks to cellphones, stacked-die packages are ringing up gains.(On the Forefront)
Ramtron announces 1-megabit FRAM memory.(ferroelectric random access memory, Ramtron International Corp.)

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles