Printer Friendly
The Free Library
23,416,918 articles and books


SystemVerilog NOW! Technical Seminars to Be Offered across North America.

Business Editors/High-Tech Writers

MOUNTAIN VIEW, Calif.--(BUSINESS WIRE)--Sept. 23, 2003

Industry Leaders Axis Systems, Mentor Graphics, Novas Software and

Synopsys to Sponsor Technical Sessions to Demonstrate Immediate

Benefits to Using SystemVerilog

Four leaders in advanced design and verification technologies -- Axis Systems, Mentor Graphics (Nasdaq:MENT), Novas Software and Synopsys (Nasdaq:SNPS), with the support of HP's platform technology -- are sponsoring a free SystemVerilog technical seminar and product demonstrations in four North American locations beginning October 8, 2003. Each seminar will be presented by noted Verilog design expert Cliff Cummings, president of Sunburst Design, Inc.

The SystemVerilog NOW! technical seminars will provide design and verification engineers with practical and up-to-date information about SystemVerilog's capabilities and demonstrate how they translate into increased productivity and silicon success using design and verification tools that support SystemVerilog today.

"The power of Axis' RCC (ReConfigurable Computing) technology is demonstrated again with our ability to support SystemVerilog," said Steve Wang, co-founder, Axis Systems. "Based on customer demand, Axis will provide the ability to leverage SystemVerilog constructs to accelerate testbench and assertions in our foremost Design Team Emulation products."

"The single largest design bottleneck electronics designers face today is design verification. Mentor Graphics has a strong history of supporting open and public standards which permit design teams to craft methodologies that utilize a broad range of verification solutions to solve this critical issue," said Robert Hum, vice president and general manager of Mentor's Design Verification and Test division. "SystemVerilog, an emerging open and public standard, offers a comprehensive foundation to improve the overall verification process to help alleviate issues with design complexity for the Verilog user."

"SystemVerilog holds great promise for methodology improvement across a range of applications," said Scott Sandler, President & CEO, Novas Software, Inc. "Driven by our customers requests for a universal debug platform for design, testbench and assertion languages, Novas has extended its debug automation technology to support SystemVerilog models, allowing for the fast detection and repair of complex issues in designs that leverage these powerful language capabilities."

"Synopsys is delivering a unified design and verification platform based on SystemVerilog to enable a comprehensive design-for-verification methodology, leveraging SystemVerilog's advanced language capabilities for more concise RTL design and comprehensive assertions, and testbench features for streamlined verification," said Manoj Gandhi, senior vice president and general manager, Verification Group at Synopsys. "The SystemVerilog standard offers both the right technology and the broad industry acceptance needed to accelerate design and verification processes, while offering greater certainty of silicon success."

Verilog language extensions will be presented in a designer-centric fashion by Cliff Cummings, one of the world's leading Verilog experts. This highly technical event will demonstrate how SystemVerilog can be practically used with immediate benefit to improve design engineering productivity, speed verification and deliver smarter verification.

Seminar Schedule and Locations

The SystemVerilog NOW! technical seminar dates and locations are:

October 8 - Austin, Texas

October 22 - Santa Clara, California

October 29 - Boston, Massachusetts

November 12 - Ottawa, Canada

To register for the SystemVerilog NOW! technical seminar, please visit http://www.systemverilognow.com.

About SystemVerilog

SystemVerilog, the first hardware description and verification language (HDVL), is an extension to the IEEE 1364-2001 Verilog HDL and offers advanced design features to tackle the most complex next-generation designs, provides comprehensive testbench and assertions capabilities for integrated high performance verification and offers a designer-friendly direct programming interface for efficient interaction with C/C++ models, code and algorithms. For more information about SystemVerilog, visit http://www.systemverilog.org.

About Cliff Cummings

Cliff Cummings is President of Sunburst Design, Inc., a company that specializes in Verilog, Verilog RTL synthesis and SystemVerilog training. Mr. Cummings is an independent consultant and recognized Verilog expert with 21 years of ASIC, FPGA, system design and verification experience and 11 years of Verilog, synthesis, SystemVerilog and methodology training experience. He has co-authored all five IEEE and Accellera, Verilog and SystemVerilog standards, and has also presented 32 conference papers, including 13 that were voted "Best Paper." Mr. Cummings holds a BSEE from Brigham Young University and an MSEE from Oregon State University. Mr. Cummings can be contacted at 14314 SW Allen Blvd., PMB 501, Beaverton, OR 97005; 503-641-8446 or cliffc@sunburst-design.com.

About Axis Systems

Axis Systems, Inc., offers high-performance verification platforms for the hardware and software development of complex electronic system and system-on-a-chip designs. Axis' products help increase confidence in new designs, improve overall verification productivity and shorten time to market. On a single platform and with one design database, Axis' patented ReConfigurable Computing (RCC) technology provides software simulation, accelerated simulation, system emulation and hardware/software co-verification. Customers include the world's leading networking and multimedia companies. Axis is headquartered at 209 E. Java Drive, Sunnyvale, CA 94089. To learn more about Axis, visit www.axissystems.com.

About Mentor Graphics

Mentor Graphics Corporation (Nasdaq: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support of the world's most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of about $650 million and employs approximately 3,500 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777; Silicon Valley headquarters are located at 1001 Ridder Park Drive, San Jose, California 95131-2314. World Wide Web: http://www.mentor.com.

About Novas Software

Novas Software, Inc. is the pioneer of debug systems that reduce the functional verification costs for complex IC designs. Building upon the strength of its market-leading Debussy(R) Debug System, Novas' Verdi(TM) Behavior-Based Debug System further improves the efficiency of designers in the system-on-chip era with advanced design exploration and automated debug capabilities. These allow design teams to better understand and analyze complex or unfamiliar design behavior, and cut by half or more the time it takes to locate, and solve the root causes of design problems. With more than 10,000 systems in use today worldwide, Novas has for two consecutive years received the highest ranking for customer satisfaction in a comprehensive EDA study published by CMP. Novas is headquartered in San Jose, Calif. with offices in Europe, Japan and Asia-Pacific. For more information, visit www.novas.com or send email to info@novas.com.

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) is the world leader in electronic design automation (EDA) software for semiconductor design. The company delivers technology-leading semiconductor design and verification platforms to the global electronics market, enabling the development of complex systems-on-chips (SoCs). Synopsys also provides intellectual property and design services to simplify the design process and accelerate time-to-market for its customers. Synopsys is headquartered in Mountain View, California and is located more than 60 offices throughout North America, Europe, Japan and Asia. Visit Synopsys online at http://www.synopsys.com.

Xtreme, Xcite and Xsim are registered trademarks and XoC, Xpert and Xchange are trademarks of Axis Systems, Inc. Mentor Graphics is a registered trademark of Mentor Graphics Corporation. Debussy is a registered trademark and Verdi is a trademark of Novas Software, Inc. Synopsys is a registered trademark of Synopsys, Inc. All other products mentioned in this release are the intellectual property of their respective owners.
COPYRIGHT 2003 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2003, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Geographic Code:1USA
Date:Sep 23, 2003
Words:1179
Previous Article:SPECTEL and CONVEDIA Join Forces to Deliver Flexible IP Conferencing Solutions for Service Providers.
Next Article:Magic Software Delivers iBOLT Business Integration Solution To King Companies; New iBOLT Framework Automates Supply Chain Integration for King...
Topics:



Related Articles
Industry education: a major thrust of WMDA.
Compaq Joins U.S. Chamber of Commerce, Great Plains Software and Microsoft To Sponsor Technology Seminars.
Mentor Graphics Endorses SystemVerilog from Accellera; Announces Product Availability Plans.
Synopsys Announces Design-for-Verification Methodology Built on SystemVerilog.
Synopsys Launches SystemVerilog Catalyst Program; More than 30 Companies Announce Support of SystemVerilog Standard.
SATER to host Report 2004 and "Pinturas Inteligentes" Expo and Conference in Buenos Aires, Argentina.
SATER to host REPORT 2004 and "Pinturas Inteligentes" expo and conference in Buenos Aires, Argentina.
Verific ships first commercially available SystemVerilog parser.
Calendar.
Vecoplan announces service center network.

Terms of use | Copyright © 2014 Farlex, Inc. | Feedback | For webmasters