Printer Friendly
The Free Library
21,419,933 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Synopsys Announces Next Generation, Automated PCI MacroCell Solution; Synopsys Deploys Design Reuse Methodology to Create Easy-to-Reuse Intellectual Property.

MOUNTAIN VIEW, Calif.--(BUSINESS WIRE)--March 23, 1998--Synopsys, the design technology leader for complex IC design, today released the DesignWare(R) DWPCI(TM) MacroCell Solution, a complete, configurable, synthesizable and automated PCI (1) (Payment Card Industry) See PCI DSS.

(2) (Peripheral Component Interconnect) The most widely used I/O bus (peripheral bus).
 interface core.

The quality and ease of use of the new DWPCI are direct results of the company's tools and proven methodology for design reuse reuse - Using code developed for one application program in another application. Traditionally achieved using program libraries. Object-oriented programming offers reusability of code via its techniques of inheritance and genericity. , and the MacroCell is already receiving favorable fa·vor·a·ble  
adj.
1. Advantageous; helpful: favorable winds.

2. Encouraging; propitious: a favorable diagnosis.

3.
 evaluations from key customers. The DWPCI includes an automated user interface that quickly and easily guides the user through installation, configuration and synthesis of the PCI core. It automatically meets 66 MHz (MegaHertZ) One million cycles per second. It is used to measure the transmission speed of electronic devices, including channels, buses and the computer's internal clock. A one-megahertz clock (1 MHz) means some number of bits (16, 32, 64, etc.  timing and supports the forthcoming version 2.2 of the PCI specification. The complete package also includes the industry-leading Logic Modeling PCI verification models and PCI SIG compliance test suite.

"The DWPCI really demonstrates what can be accomplished when you thoroughly understand how IP is going to be used and take a systematic approach to designing for reuse," said Joerg Landmann, ASIC (Application Specific Integrated Circuit) Pronounced "a-sick." A chip that is custom designed for a specific application rather than a general-purpose chip such as a microprocessor.  design manager of Xionics Document Technologies Inc. "We were surprised at how easy it is to configure the MacroCell and then automatically synthesize To create a whole or complete unit from parts or components. See synthesis.  it to meet timing in our target silicon technology."

DesignWare PCI MacroCell Version 1.0 -- A Lesson Well Learned

Version 1.0 of the DesignWare PCI MacroCell was Synopsys' first effort in providing core-based IP. Based on customer feedback, it became apparent that the MacroCell was too difficult to configure and synthesize. In addition, it was extremely support-intensive for Synopsys. Leveraging its tools and the methodology for design reuse that it had proven with the success of the DesignWare Foundation Libraries and DW8051(TM) MacroCell, Synopsys re-designed the PCI MacroCell. The new DWPCI MacroCell Solution has undergone significant testing, including fabrication fabrication (fab´rikā´shn),
n the construction or making of a restoration.
 in silicon and PCI SIG compliance, corner and random testing (programming, testing) random testing - A black-box testing approach in which software is tested by choosing an arbitrary subset of all possible input values. Random testing helps to avoid the problem of only testing what you know will work. . The result is a fully configurable MacroCell that is easy to use, easy to reuse and easy to support.

"Because of our experience with the version 1.0 of the DesignWare PCI MacroCell, we are now on a mission to help our customers make the same types of improvements in their own IP creation and IP deployment methods," said Faysal Sohail, senior vice president and general manager of Synopsys' Design Architects Group. "As we move forward to 0.25-micron technologies, the industry will have to embrace design reuse in order to take full advantage of silicon capacity and meet time-to-market requirements. And just as importantly, the industry will have to adopt design-for-reuse methodologies and tools to leverage their own IP. As the only company that provides a complete portfolio of services, technology and programs for design reuse, we stand committed to helping customers realize the greatest return on their design investment."

PCI MacroCell Features and Benefits

The following features and benefits make the DWPCI MacroCell Solution an ideal choice for any PCI interface application: -0-

-- Automated User Interface -- The DWPCI MacroCell comes with

an interface that quickly and easily guides the user through

installation, configuration and synthesis. The interface

includes the captured knowledge and design intent of the

developers and provides guidance throughout the

implementation process. It's like having the developer and

application engineer shipped with the product.

-- Advanced PCI Capabilities -- The DWPCI features a full burst

transfer rate (0-wait state) at 66 MHz timing for all

MacroCell configurations in 0.35-micron technologies.

Additionally, it supports version 2.2 of the PCI

specification, with Power Management Interface (PMI See Private Mortgage Insurance. ) and

Vital Product Data (VPD VPD ventricular premature depolarization; see ventricular premature complex, under complex. ) featurer.

-- Flexibility -- The MacroCell is designed to support a wide

range of PCI interface applications and is easily configured

through the automated user interface. Before generating

synthesizable HDL (Hardware Description Language) A language used to describe the functions of an electronic circuit for documentation, simulation or logic synthesis (or all three). Although many proprietary HDLs have been developed, Verilog and VHDL are the major standards.  code and synthesis scripts, the DWPCI

thoroughly checks all parameters. This single MacroCell

solution supports all PCI applications (e.g., 64-bit PCI and

32-bit application interface).

-- Extensive Verification Suite -- The complete verification

suite provides productive testing with higher confidence and

reduces the risk typically associated with incorporating

third-party IP. The bus transaction-level programming is

intuitive and leads to more thorough verification, and the

bus monitors ensure valid transactions. To ensure its

reliability, the DWPCI developers performed extensive

simulation testing, implemented the core in silicon and

validated it in 64-bit systems at the PCI SIG compliance

workshop.

-- Complex Transaction Handling -- The MacroCell handles

complex PCI transactions and exception cases, allowing

designers to concentrate on adding value to the design

instead of implementing PCI features.

Pricing and Availability

The DWPCI MacroCell is available now. The list price is $75,000 for the first use and $32,500 for each subsequent use. Prices include Logic Modeling bus functional models and the verification suite. There are no per-unit royalties. Customers can find more information on the DWPCI on Insight, a web site for Synopsys customers with maintenance agreements at http://www.synopsys.com/insight/.

About Synopsys

Synopsys Inc., (NASDAQ NASDAQ
 in full National Association of Securities Dealers Automated Quotations

U.S. market for over-the-counter securities. Established in 1971 by the National Association of Securities Dealers (NASD), NASDAQ is an automated quotation system that reports on
:SNPS SNPS Space Nuclear Power System ), is a leading supplier of electronic design automation (EDA (1) (Electronic Design Automation) Using the computer to design, lay out, verify and simulate the performance of electronic circuits on a chip or printed circuit board. ) solutions to the global electronics market. The company provides comprehensive design technologies to creators of advanced integrated circuits Integrated circuits

Miniature electronic circuits produced within and upon a single semiconductor crystal, usually silicon. Integrated circuits range in complexity from simple logic circuits and amplifiers, about 1/20 in. (1.
, electronic systems, and systems on a chip. Synopsys also provides consulting services Noun 1. consulting service - service provided by a professional advisor (e.g., a lawyer or doctor or CPA etc.)
service - work done by one person or group that benefits another; "budget separately for goods and services"
 and support to its customers to streamline the overall design process and accelerate time to market. Additional information about Synopsys is available at http://www.synopsys.com. -0-

Note to Editors: Synopsys and DesignWare are registered trademarks of Synopsys, Inc. DWPCI and DW8051 are trademarks of Synopsys, Inc. All other trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.

CONTACT: Synopsys, Inc.

Monica Lawrence, 650/943-5144

monical@synopsys.com

or

The Hoffman Agency

Karin Gilles, 408/975-3038

kgilles@hoffman.com
COPYRIGHT 1998 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 1998, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Mar 23, 1998
Words:915
Previous Article:Beyond Software Raises the Bar on Secure Transaction Web Serving.
Next Article:Year 2000 Wire/ Banyan Attacks Year 2000 Compliance Using Software Emancipation's Discover Y2K Solution.
Topics:



Related Articles
Synopsys debuts DSP development kit for new generation of ICs for wireless applications; Synopsys' product designed to improve productivity for...
Synopsys Cuts Testbench Development Time with New Option to VHDL Simulator; Automated Regression Test Development Methodology Minimizes Drain On...
Test Compiler 3.4a Accelerates Design-for-Test Time by 10X With Constraint-Optimized Scan Insertion; Announcement Lays Foundation for Synopsys...
Shareholders Approve Synopsys-EPIC Merger.
Synopsys unveils "Synopsys 97" significant synthesis product and technology upgrade; New release enables 0.18 micron 500MHz designs, re-engineering...
Synopsys and ARM Form Core Team for IP Core Characterization; Key Enabling Technology For System-on-a-Chip Designs.
Synopsys Expands Synthesis Portfolio With First Tool to Automate Complex Datapath Design and Implementation.
Synopsys Offers IP Providers Secure, Efficient Model Path From Design Source to End User.
Synopsys and ARM Team to Deliver Industry's First Mixed-Language Solution for Secure, Portable IP Models.
Synopsys Extends System-Level Design and Verification Solution with Advanced Hardware/Software Codesign Environment.

Terms of use | Copyright © 2013 Farlex, Inc. | Feedback | For webmasters | Submit articles