Printer Friendly
The Free Library
14,588,739 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

StarCore Delivers a New Architecture With Improved Multimedia Performance and System Features.


AUSTIN, Texas -- Multimedia-Optimized Processor Cores and Subsystems Target Advanced Wireless and Consumer Applications

StarCore, the world's fastest-growing provider of licensable processor core technologies, announced today the availability of the new StarCore(TM) SC2200 and SC2400 synthesizable digital signal processor A digital signal processor (DSP) is a specialized microprocessor designed specifically for digital signal processing, generally in real-time computing. Characteristics of typical Digital Signal Processors
  • Designed for real-time processing
 (DSP (1) (Digital Signal Processor) A special-purpose CPU used for digital signal processing applications (see definition #2 below). It provides ultra-fast instruction sequences, such as shift and add, and multiply and add, which are commonly used in math-intensive ) cores. The cores, based on the StarCore V4 architecture announced earlier this year, are optimized for multimedia, communications, and consumer applications. Both of these SC2000-family processor cores can be licensed as part of subsystems that integrate the core with system intellectual property (IP) blocks such as memory interfaces, cache controllers, a memory protection unit, and an AHB-compliant system bus interface.

The SC2000 features new instructions that accelerate video coding Video coding is the field in electrical engineering and computer science that deals with finding efficient coding formats and algorithms for digital video.

Video data usually not only contains visual information but also audio.
 (such as H.264 and MPEG-4) and reduce code size. For example, the architectural efficiency of the SC2400 allows it to decode MPEG-4 video, while requiring one third fewer cycles than the StarCore SC1400 core. The improvement is even more relevant during video encoding, which the SC2400 can perform in only half the cycles required by the SC1400 when encoding for the H.264 standard, which results in higher performance and lower power consumption.

New user and privileged modes and a memory protection unit enable easier porting of real-time operating systems and the convergence of several embedded applications on a single StarCore processor core. System developers will be able to take advantage of this feature to reduce the number of cores in a device, thus reducing cost, power consumption, and design complexity. And because StarCore technology offers backward binary code binary code

Code used in digital computers, based on a binary number system in which there are only two possible states, off and on, usually symbolized by 0 and 1. Whereas in a decimal system, which employs 10 digits, each digit position represents a power of 10 (100, 1,000,
 compatibility across all product families, programmers and engineering managers can move swiftly to market without the recoding Noun 1. recoding - converting from one code to another
coding, steganography, cryptography, secret writing - act of writing in code or cipher
 effort that is required with other processors.

Market Opportunities

The SC2200 and SC2400 cores are scalable and synthesizable, making them ideal for a broad spectrum of applications, including:

--Wireless products with converging communication and multimedia features, such as smart phones, mobile digital TV, and connected personal entertainment devices

--Consumer multimedia devices, such as digital still cameras and solid-state camcorders

--Consumer communication applications and products, such as voice over IP (VoIP) and web tablets

"The enhanced instruction set is designed to closely couple the architecture and compiler, enabling higher code density and even better performance. This makes the new StarCore architecture a better compiler target for Green Hills Software's MULTI MULTI Multiple (R) development environment," stated Dan O'Dowd Dan O'Dowd has served as the General Manager of the Colorado Rockies since September 20, 1999. Before being hired by the Rockies he spent 15 years working for the Baltimore Orioles and Cleveland Indians, working his way from Accounts Manager to Director of Baseball Operations / , founder and chief executive officer of Green Hills Software.

"As a leading provider of multimedia solutions on DSP chips and core platforms, we consider the enhanced performance and instruction set of the SC2000 as the key enabler for real-time software implementation of MPEG-4, H.264, and WMV (Windows Media Video) A family of digital video compression technologies from Microsoft based on MPEG-4. Version 9 of the WMV codec was released to the SMPTE organization and became the SMPTE 421M standard, otherwise known as VC-1 (see VC-1). 9 algorithms in embedded applications," says Ravishankar Ganesan, vice president of Multimedia Business at Ittiam Systems.

"The innovative StarCore design, with its own memory protection interface, user and supervisor mode, and dedicated memory protection unit, when coupled with a multitasking multitasking

Mode of computer operation in which the computer works on multiple tasks at the same time. A task is a computer program (or part of a program) that can be run as a separate entity.
 RTOS (1) (RealTime Operating System) An operating system designed for use in a real time computer system. See real time system, embedded system, process control and OS-9.  such as RTXC Quadros, gives developers greater freedom to design new converging applications on a single processor core while protecting critical code and data from being corrupted," stated Bill Dittmann, chief engineer at Quadros Systems, Inc.

Products

The licensable SC2200 and SC2400 processor cores are available immediately in synthesizable Verilog RTL (Register Transfer Level) A high-level hardware description language (HDL) for defining digital circuits. The circuits are described as a collection of registers, Boolean equations, control logic such as "if-then-else" statements as well as complex event sequences;  in the following subsystem configurations, which provide a range of performance and price options:

--SP2201 and SP2401 subsystems: For embedded applications, featuring enhanced multimedia performance with on-chip emulation, memory interfaces, DMA (1) (Digital Media Adapter) See digital media hub.

(2) (Document Management Alliance) A specification that provides a common interface for accessing and searching document databases.
 interface, AHB-compliant system bus interface, clock control unit, and interrupt control unit.

--SP2202 and SP2402 subsystems: For advanced applications, including all the features of the SP2201 and SP2401 subsystems, plus data and program cache controllers, a memory protection unit, and a high-speed interface to connect application-specific accelerators.

"Our product line was conceived with modularity and flexibility in mind," said Alex Bedarida, vice president of marketing and sales at StarCore. "The same Verilog RTL code can be easily synthesized for integration into both low-power devices for mobile phones and high-performance devices for consumer multimedia products. Depending on the parameters chosen by the designer, the SC2200 can run at over 280 MHz (MegaHertZ) One million cycles per second. It is used to measure the transmission speed of electronic devices, including channels, buses and the computer's internal clock. A one-megahertz clock (1 MHz) means some number of bits (16, 32, 64, etc.  in a low-power silicon process (90 nm WC process, 1.08 V, 110 degrees C). For higher performance devices, the SC2400 can run faster than 450 MHz when implemented in a high-performance process (90 nm WC process, 1.08 V, 110 degrees C)."

About StarCore

Based in Austin, Texas, StarCore is a leader in the development of high-performance processor architectures, cores, and subsystems for the communications and consumer electronics industries. For more information on StarCore and its intellectual property and services, visit the company's website at http://www.starcore-dsp.com.
COPYRIGHT 2004 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2004, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Sep 27, 2004
Words:750
Previous Article:Siemens Integrated Cardiology Solution Showcased at TCT 2004; Technologies Address Cost-Efficiency and Workflow Solutions in the Cath Lab.
Next Article:Corporate Office Properties Trust Signs 162,500 Square Foot Lease with Booz Allen Hamilton Inc.



Related Articles
TI DELIVERS FIRST DSP-BASED OMAP APPLICATION.(Product Announcement)
Interpeak unveils next gen TCP/IP protocol stacks.(Interpeak IPLITE TCP/IP 4.0 and 6.0)
AMD intros world's highest performing desktop PC processor, the AMD Athlon XP processor 3200+.
IEX announces TotalView SmartSync Suite.(New Products ...)
ATI introduces the RADEON'R' X700 family of visual processors with best-in-class price and performance.
Skyworks integrates StarCore's processor technology.(Skyworks Solutions Inc., contract)
StarCore Unveils StarCore V5 Architecture: Scalable to Over 1 GHz, Offers Balance of Features to Power Next-Generation Multimedia Handset and...
Industry Leaders License Latest StarCore Technology.
Freescale Introduces Industry's Highest-Performance Fully Programmable Digital Signal Processor; New Quad-Core MSC8144 Based on Next-Generation...
Enea's OSEck DSP RTOS Available for StarCore SC1000 and SC2000 DSP Cores; StarCore DSPs and OSEck RTOS Provide Ideal Platform for Converged Mobile...

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles