Printer Friendly
The Free Library
22,741,889 articles and books

Silicon & Software Systems Successfully Tapes out Multiple 90nm Designs with Cadence Encounter Platform.

SAN JOSE San Jose, city, United States
San Jose (sănəzā`, săn hōzā`), city (1990 pop. 782,248), seat of Santa Clara co., W central Calif.; founded 1777, inc. 1850.
, Calif. -- S3 Customers Benefit from Encounter's Unparalleled Turnaround Time (1) In batch processing, the time it takes to receive finished reports after submission of documents or files for processing. In an online environment, turnaround time is the same as response time.  and Superior Quality Implementation

Cadence Design Systems (company) Cadence Design Systems - A company that sells electronic design automation software and services.

See also Verilog.

See: New York Stock Exchange
:CDN (Content Delivery Network) A system of distributed content on a large intranet or the public Internet in which copies of content are replicated and cached throughout the network. ) (Nasdaq:CDN) today announced that the Cadence(R) Encounter(TM) digital IC design platform has helped Silicon & Software Systems (S3), a leading System IC design company, deliver multiple 90 nanometer designs over the past 18 months. The designs ranged in complexity and size from 1 million to 10 million gates, with performances in excess of 600MHz (MegaHertZ) One million cycles per second. It is used to measure the transmission speed of electronic devices, including channels, buses and the computer's internal clock. A one-megahertz clock (1 MHz) means some number of bits (16, 32, 64, etc. .

"S3 has made a substantial investment in developing flows and expertise to minimize the risks for our customers in 90-nanometer system IC design, with a focus on performance and high quality of results," said Dermot Barry, general manager of the System IC Business Unit at S3. "The SoC Encounter digital IC design tool provides the early feasibility testing and budgeting we require for our complex designs, and a rapid timing and SI (signal integrity) closure with the CeltIC(TM) and NanoRoute(TM)."

S3's successful 90 nanometer results are on par with more mature process technologies. With 15 designs started at 90 nanometers to date, and two 65-nanometer designs underway, S3 is at the leading edge of system IC design in an industry now seeing volume ramp-up at the 90-nanometer technology node See technology generation. .

Recent S3 deliveries include a 4-million-gate system on a chip in a nine metal layer, 90-nanometer process with clock speeds in excess of 600MHz, and a 1-million-gate 90-nanometer ARM11 subsystem with multiple power domains.

"S3 has clearly demonstrated leadership at the 90-nanometer technology node, and is further extending its leadership with multiple, complex 65-nanometer designs currently underway," said Wei-Jin Dai, platform vice president, digital IC implementation at Cadence. "We applaud the engineering team at S3 on its success and are proud that it has chosen Encounter as the standard for leading-edge implementation. Once again, Encounter is recognized as essential technology by an important customer."

The Encounter platform covers the spectrum of nanometer design technology from prototyping and partitioning to final timing and SI closure on the most complex designs. Encounter's partitioning and prototyping methodology allows designers to quickly achieve optimal timing budgets and floorplanning in the early phases of the project. Its crosstalk (1) Electromagnetic interference that comes from an adjacent wire. "Alien" crosstalk is interference that comes from a wire in an adjacent cable, for example, when two or more twisted wire pair cables are bundled together.  prevention features, coupled with NanoRoute(TM) SI aware routing provide a fast path to GDSII GDSII Graphic Design System II  and final design closure at 90 nanometers.

S3's website is

About Cadence

Cadence is the world's largest supplier of electronic design technologies and engineering services. Cadence products and services are used to accelerate and manage the design of semiconductors, computer systems, networking equipment, telecommunications equipment, consumer electronics, and other electronics-based products. With approximately 4,900 employees and 2004 revenues of approximately $1.2 billion, Cadence has sales offices, design centers, and research facilities around the world. The company is headquartered in San Jose, Calif., and trades on both the New York Stock Exchange New York Stock Exchange (NYSE)

World's largest marketplace for securities. The exchange began as an informal meeting of 24 men in 1792 on what is now Wall Street in New York City.
 and Nasdaq under the symbol CDN. More information is available at

Cadence and the Cadence logo are registered trademarks and Encounter, SoC Encounter and NanoRoute are trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.
COPYRIGHT 2005 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2005, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion




Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Feb 22, 2005
Previous Article:ECI Telecom Adds Next-Generation Voice over Broadband Services to Triple Play Platform.
Next Article:SBS Technologies Introduces 24-port Convection and Conduction Cooled 6U CompactPCI Gigabit Ethernet Switch.

Related Articles
Cadence to support 64-bit Linux computing platforms based on AMD64 processors.
Cadence Announces Agilent Technologies' Successful Implementation of a 90nm Digital Signal Processor Using the Cadence Encounter Digital IC Platform.
Toshiba Implements 8-Million-Gate Networking Switch Using Cadence Encounter Digital IC Design Platform.
Aspex Semiconductor Uses Cadence Encounter Platform to Implement 130nm Linedancer Processor.
Toshiba Implements Its Largest Semiconductor Design to Date with Cadence Digital IC Flow.
Oki Tapes Out with New Cadence Synthesis Low-Power Technology.
GUC Tapes out 7 Nanometer Designs with Cadence Encounter Technology.
Tensilica Optimizes Methodology for 90nm Design Flow; Latest Synopsys and Cadence Tools Supported.
Silicon & Software Systems Completes 65 nm Consumer Chip With Cadence Encounter; Production 65 Nanometer RTL-to-GDS Design Flow Supports Rapid...
Toshiba Tapes Out First UniversalArray Chip with Cadence Encounter; Cadence Encounter Digital IC Implementation Slashes Turnaround Time for Toshiba's...

Terms of use | Copyright © 2014 Farlex, Inc. | Feedback | For webmasters