Second Generation Power Manager II Devices Deliver Programmable Power Management Solutions for Emerging Applications.

HILLSBORO, Ore. -- New Devices Add Power Supply Margining, Trimming and Voltage Measurement to Award-Winning Power Manager Capabilities

Lattice Semiconductor (Nasdaq:LSCC) today introduced its second generation Power Manager II devices along with details of the first device available, the ispPAC(R)-POWR1220AT8. The Power Manager II family is a functional superset of Lattice's earlier award-winning ispPAC Power Manager mixed-signal devices that provide a complete power management solution for printed circuit boards (PCBs) through an optimized set of programmable digital and analog functions.

All Power Manager devices provide a standard, off-the-shelf programmable mixed-signal solution for power management that enhances reliability and speeds time-to-market. Analog features such as input comparator thresholds and digital functions such as supply control sequences are programmed into non-volatile E2CMOS(R) elements on the devices using an IEEE1149.1 protocol. The new Power Manager II devices add power supply margining and trimming to first generation device features such as power supply voltage sequencing and monitoring.

"Our Power Manager devices were introduced in 2003. Since then, Lattice has led the industry in applying programmability to mixed-signal power management ICs," said Stan Kopec, Lattice vice president of corporate marketing. "Now our second generation Power Manager II devices, in addition to integrating all power supply management functions into one chip, provide more precise monitoring and more accurate voltage control, and that improves system reliability. The Power Manager II devices are ideal power management solutions for emerging applications and specifications, such as AdvancedTCA (Advanced Telecom Computing Architecture). For example, the 1220AT8 device can act as a coprocessor to an IPMC (Intelligent Platform Management Controller) in an AdvancedTCA FRU (Field Replaceable Unit). The sequence control intelligence built into the on-chip CPLD can interrupt the processor under fault conditions, reducing the processing load on the IPMC."

POWR1220AT8 Architecture

The POWR1220AT8 device integrates a 48 Macrocell ruggedized CPLD, dual precision voltage monitoring comparators with an accuracy of 0.5%, a 10-bit Analog to Digital Converter (ADC) for voltage measurements, and eight 8-bit Digital to Analog Converters (DAC) for trimming power supplies. The integrated I2C interface enables a microcontroller, such as an IPMC, to read the status of all the comparators (inputs and outputs) as well as control the power supply voltage level across its entire operating range. Additionally, the controller can measure not only locally generated voltages, but current levels as well.

New Margin & Trim Block Provides Accurate Supply Voltage Control

The ispPAC POWR1220AT8 device integrates a unique Margin and Trim Block (MTB) that provides a flexible mechanism for both setting and maintaining the output voltage of a power supply to within 1% of its set value ("trimming"), as well as the ability to vary a power supply voltage to +/- 5% of its target value for quality control purposes ("margining"). The MTB consists of 8 TrimCells to simultaneously control the power supply voltages of up to 8 supplies. Each TrimCell has an 8-bit DAC and 6 DAC registers for margining and trimming flexibility. Accuracy of the trimmed voltage across operating temperature, load, and age of the power supply is achieved through a Digital Closed Loop Trim control circuit.

The Digital Closed Loop Trim control circuit continuously compares the voltage set point for a given power supply with the output of the on-chip ADC monitoring that power supply voltage. The resulting error signal automatically increases or decreases the DAC voltage, maintaining the power supply voltage at a constant value. Furthermore, the external microcontroller can monitor the power supply voltage through the on-chip ADC and directly control the corresponding DAC through the I2C interface. In addition, the TrimCell also can store 4 different DAC code settings or configurations that can easily be selected using hardware pins dedicated to voltage profile selection.

Software Support

Designs for the ispPAC-POWR1220AT8 device are implemented using Lattice's Windows-based PAC-Designer(R) Software version 4.0.

The embedded LogiBuilder software module in PAC-Designer supports the implementation of multiple control sequence algorithms: for example, IPMC command response, Payload power management and AMC management required in ATCA applications. Designers are able to implement complex algorithms using 7 types of instructions. With an extremely intuitive design flow, users can learn its operation and complete designs in minutes.

Further enhancing its ease-of-use, the Margin and Trim macro embedded in PAC-Designer 4.0 automatically determines the resistor network for a given power supply based on its output voltage required.

The PAC-Designer 4.0 software is available for download free of charge from the Lattice website www.latticesemi.com

Pricing and Availability

High volume (10KU+) pricing for the ispPAC-POWR1220AT8 devices in the 100-pin TQFP package and industrial temperature range is $5.50. Samples are available now.

About Lattice Semiconductor

Lattice Semiconductor Corporation provides the industry's broadest range of Field Programmable Gate Arrays (FPGA) and Programmable Logic Devices (PLD), including Field Programmable System Chips (FPSC), Complex Programmable Logic Devices (CPLD), Programmable Mixed-Signal Products (ispPAC(R)) and Programmable Digital Interconnect Devices (ispGDX(R)). Lattice also offers industry leading SERDES products.

Lattice is "Bringing the Best Together" with comprehensive solutions for system design, including an unequaled portfolio of non-volatile programmable devices that deliver instant-on operation, security and "single chip solution" space savings.

Lattice products are sold worldwide through an extensive network of independent sales representatives and distributors, primarily to OEM customers in communications, computing, industrial, consumer, automotive, medical and military end markets. Company headquarters are located at 5555 NE Moore Court, Hillsboro, Oregon 97124-6421, USA; telephone [phone], fax [phone]. For more information about Lattice Semiconductor Corporation, visit http://www.latticesemi.com

Statements in this news release looking forward in time are made pursuant to the safe harbor provisions of the Private Securities Litigation Reform Act of 1995. Investors are cautioned that forward-looking statements involve risks and uncertainties including market acceptance and demand for our new products, our dependencies on our silicon wafer suppliers, the impact of competitive products and pricing, technological and product development risks and other risk factors detailed in the Company's Securities and Exchange Commission filings. Actual results may differ materially from forward-looking statements.

Lattice Semiconductor Corporation, Lattice (& design), L (& design), E2CMOS, ispGDX, ispPAC, PAC-Designer and specific product designations are either registered trademarks or trademarks of Lattice Semiconductor Corporation or its subsidiaries in the United States and/or other countries.

GENERAL NOTICE: Other product names used in this publication are for identification purposes only and may be trademarks of their respective holders.