Printer Friendly
The Free Library
4,719,278 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Program for calculation of flip-chip standoff height: direct calculation is important, but tedious and time-consuming. Until now, that is.


Last March, the approximately 60 scientists from the research divisions at MCNC MCNC Microelectronics Center of North Carolina  Research & Development Institute were acquired by RTI RTI - Return from interrupt  Microelectronic. Interconnection and packaging have always been a core competency A core competency is something that a firm can do well and that meets the following three conditions specified by Hamel and Prahalad (1990):
  1. It provides customer benefits
  2. It is hard for competitors to imitate
  3. It can be leveraged widely to many products and markets.
 of these researchers. The results have been manifested in a number of patents and the spin-out of Unitive u·ni·tive  
adj.
Serving to unite; tending to promote unity.
 (now a division of Amkor) for high-volume wafer bumping. RTI now studies high-density interconnection using through-silicon vias to interconnect 3-D stacked silicon ICs. The following example of a unique RTI packaging application was conducted in collaboration with neighboring universities. Wafer-level solder bumping A technique for attaching chips to a printed circuit board. Tiny globes of solder are attached to the bonding pads on the chip and then melted in place on the board. See BGA and flip chip.  was used to prepare ICs for flip-chip attach (FCA FCA

Abbreviation for the Free Carrier
) to a multi-chip module (MCM (MultiChip Module or MicroChip Module) A chip package that contains several bare chips mounted close together on a substrate (base) of some kind. ). While these requirements alone did not pose any significant challenges, the fact that these were submerged solder bumps posed a unique series of opportunities. The collaborating research teams at North Carolina North Carolina, state in the SE United States. It is bordered by the Atlantic Ocean (E), South Carolina and Georgia (S), Tennessee (W), and Virginia (N). Facts and Figures


Area, 52,586 sq mi (136,198 sq km). Pop.
 State and RTI aimed to control the gap between the IC and the MCM within [+ or -]1 [micro]m to facilitate reproducible capacitive and inductive coupling.

[FIGURE 1 OMITTED]

[TEXT NOT REPRODUCIBLE IN ASCII ASCII or American Standard Code for Information Interchange, a set of codes used to represent letters, numbers, a few symbols, and control characters. Originally designed for teletype operations, it has found wide application in computers. ]

To ensure a repeatable standoff gap within [+ or -]1 [micro]m, a few key parameters had to be closely controlled and calculated. A user-friendly computer program was generated to facilitate the easy input of parameters (e.g., bump pad diameter, plated solder height and column diameter) and to perform the solder bump volume and bump height calculations that translated into accurate predictions of flip-chip standoff heights.

[FIGURE 2 OMITTED]

Direct calculation of solder bump standoff height in a flip-chip package is very important but tedious and time-consuming. The tediousness is caused by the complexity of the equations involving the parameters of the solder bump and joint geometries. The novel Flip Chip Stand-off Height Calculator can be used to compute the required height of the starting cone shaped solder bump or ending double-truncated spherical shaped joint, and vice-versa.

[FIGURE 3 OMITTED]

The solder bumping process requires that solder be deposited on an under-bump metalization on a chip bond pad. The bumped die is placed on the substrate pads and the assembly is heated to make a double-truncated spherical shaped solder connection. This calculator works under the theory of conservation of mass and the assumptions that (i) molten solder droplet droplet

very small drop of fluid.


droplet nuclei
the finite particles of matter which are transmitted from animal to animal.
 deforms into a truncated sphere and a double truncated sphere, respectively, when it comes into contact with a planar substrate and sandwich between two planer planer

Metal-cutting machine tool in which the workpiece is firmly attached to a horizontal table that moves back and forth under a single-point cutting tool. The tool-holding device is mounted on a crossrail so that the tool can be moved across the table in small sideward
 substrates and (ii) the densities of the starting solder bump and the ending solder joint remain the same (i.e., the volume remains unchanged).

From Figure 1, the volume of truncated cone and double-truncated sphere are, respectively,

[V.sub.tc] = [[pi]/12] ([D.sub.1.sup.2] + [D.sub.1][D.sub.2] + [D.sub.2.sup.2]) [H.sub.c] and [V.sub.ds] = [[pi]/6][3/4([W.sub.1.sup.2] + [W.sub.2.sup.2]) + [H.sup.2.sub.s]][H.sub.s] (1)

When the angle, Th, of the truncated cone is known, [D.sub.2] can obtained from

[D.sub.2] = [D.sub.1] + 2[[H.sub.c]/tan(Th)] (2)

The volume of a single truncated sphere can be obtained by putting [W.sub.2] = 0, resulting in

[V.sub.ss] = [pi] [[[W.sup.2.sub.1]/8] + [[H.sup.2.sub.s]/6]] [H.sub.s] (3)

Based on stated theory and assumptions, the volumes of the starting geometry and the ending geometry are equated. The desired height is calculated using Newton's root extraction method. Figures 2 and 3 are screen shots of the calculator program interface. The program easily calculates bump heights (before FCA) and predicts flip-chip stand-off gaps after attachment. The program, a Visual Basic file, is available from the authors upon request.

Acknowledgements

Support for the Solder Volume Calculator Program was provided by the U.S. Air Force under the AC Coupled Interconnect Program. The authors wish to thank Dr. Paul Franzon and Dr. John Wilson of North Carolina State and our fellow researchers at RTI for their contributions.

Dr. Frederick Ferguson

Joshua Ampofo is a Ph.D. student in mechanical engineering at North Carolina A&T State University (ncat.edu); auspi@hotmail.com; Richard LaBennett is manager, optical and electronic packaging group, at RTI International (rti.org); rlabennett@rti.org; Stephen Akwaboa is a Ph.D. candidate at NC A&T; Dr. Frederick Ferguson is professor and NASA NASA: see National Aeronautics and Space Administration.
NASA
 in full National Aeronautics and Space Administration

Independent U.S.
 CAR director, NC A&T.
COPYRIGHT 2005 UP Media Group, Inc.
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2005, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Title Annotation:Academic Research
Author:Ferguson, Frederick
Publication:Circuits Assembly
Date:Nov 1, 2005
Words:726
Previous Article:Mixed technology gets selective: selective and fountain soldering can reduce skips and opens over traditional wave processes.(Cover Story)
Next Article:Switching to Pb-free: wave soldering: how to adjust conveyors, pots, preheaters and solder modules for Pb-free processes.(Pb-Free Transition)



Related Articles
www.flipchips.com.(Industry Resources)(Brief Article)
New adventure: Kester and FlipChip International.(ADVERTORIAL)(Advertisement)
Optical inspection system.(Product Preview)
Lead-free first-article inspection: typical process concerns associated with LF alloys for first-article OI and line qualification.(Optical...
In case you missed it.(Technical Abstracts)
Using traditional SMT processes for semiconductor packaging: a two-part look at bumping and encapsulation of flip-chip BGAs.(Screen Printing)
0.1 cent RFID chip assembly? Technologies to slash manufacturing costs for the ubiquitous tags are being aggressively pursued.(Backend Processes)
Will flip chip supply crack under demand? Limited capacity is driving longer delivery times and higher prices.(On the Forefront)
Die attachment technology: a primer on common packages and mounting methods.(Tech Tips)
When to use underfill with BGAs: some non-underfilled parts pass high-rel thermal cycle tests.(Tech Tips)

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles