Printer Friendly
The Free Library
6,672,335 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

PrismTech Submits Patent Application for FPGA IP Core 'Middleware'.


A Breakthrough in Standards-Based Inter-Operability and Portability for Embedded Systems Software - Without Sacrificing Any of the Performance Advantages of FPGA (Field Programmable Gate Array) A type of gate array that is programmed in the field rather than in a semiconductor fab. Containing up to hundreds of thousands of gates, there are a variety of FPGA architectures on the market.  Acceleration

BOSTON -- PrismTech[TM], a leading provider of productivity tools and middleware, today announced that it had submitted a US Patent Application for its Field Programmable Gate Array See FPGA.  (FPGA) Integrated Circuit ORB (ICO) middleware technology. The full Utility Patent Application follows on from the Provisional Patent Application submitted in 2005.

This breakthrough technology allows Standards-based application components to be deployed on FPGAs without the use of resource-sapping proxies, softcore GPPs or other hardware abstraction layers. This provides a huge gain in performance and efficiency - without sacrificing any Standards-compliance or platform independence.

ICO is essentially a standards-based protocol machine implemented in hardware at the FPGA 'gate-level' which provides the key features of a software ORB required to support application inter-operability, portability and hardware independence.

Although of general value in the building of distributed embedded systems, the patent is for functional specifications originally derived from the use of FPGAs in the deployment of software-defined radio (SDR See software defined radio. ) waveform components complying with the US DoD's Software Communication Architecture (SCA).

These include but are not limited to:

* Generic Inter ORB Protocol (GIOP (General Inter-Orb Protocol) The protocol used by CORBA to communicate between ORBs. GIOP defines the messages and format that are passed over the ORB between the client and the object. ) protocol machine - a VHDL (VHSIC Hardware Description Language) A hardware description language (HDL) used to design electronic systems at the component, board and system level. VHDL allows models to be developed at a very high level of abstraction.  / System-C / Verilog description of a CORBA (Common Object Request Broker Architecture) A software-based interface from the Object Management Group (OMG) that allows software modules (objects) to communicate with each other no matter where they are located on a private network or the global ([R]) GIOP protocol machine that can be turned into a hardware device that appears as a device driver in the operating system upon which the SCA infrastructure is implemented.

* Separated CDR (1) See CD-R and extension.

(2) (Call Detail Reporting) See call accounting.

(3) (Common Data Rate) A standard sampling rate for digital video for 480i and 576i systems. The rate is 13.5 MHz. See ITU-R BT.
 encoding machine - a variable encoding machine plug-on such that the GIOP machine may perform encodings other than CDR such as for example CCDR CCDR Comissão de Coordenação e Desenvolvimento Regional (Portugal)
CCDR Canada Communicable Disease Report (Relevé des maladies transmissibles au Canada)
CCDR Canadian Customer Debt Relief
CCDR Combatant Commander
.

* Open standard BUS interface - an open architecture for being able to seamlessly interface with a variety of physical interconnect technologies from the FPGA to the bus arbiter (e.g. when using PCI (1) (Payment Card Industry) See PCI DSS.

(2) (Peripheral Component Interconnect) The most widely used I/O bus (peripheral bus).
 or VME interconnect) or fabric controller (e.g. when using implementations of the RapidIO standard).

* VHDL to IDL (1) (Interface Definition Language) A language used to describe the interface to a routine or function. For example, objects in the CORBA distributed object environment are defined by an IDL, which describes the services performed by the object and how the data  code generator - a set of guidelines to generate skeletons in VHDL from CORBA IDL. Such that the GIOP machine be able to dispatch calls up to servants and radio modules developed to run in the FPGA environment.

* VHDL Component container to wrapper the FPGA for SDR - using the VHDL to IDL code generator to create a soft-core Component container (implemented in VHDL, System C or Verilog) that may be used to host SCA radio elements in an FPGA yet be addressable and callable from the SCA core framework as though it was an SCA object and not an FPGA.

"PrismTech is investing heavily in leading-edge innovative technologies," said Steve Jennis, SVP Corporate Development, PrismTech. "As we achieve breakthroughs such as ICO, we systematically protect our new intellectual property with appropriate patents. ICO is particularly valuable due to the growing use of FPGAs and the consequent requirement for embedded middleware to facilitate their use in distributed systems; even if that distribution is just between general-purpose processors, digital-signal processors and FPGAs on a single board."

The ICO technology is available as a COTS product from PrismTech as part of both the OpenFusion embedded middleware and Spectra SDR product families.

Notes for Editors

About PrismTech

Founded in 1992, with offices in the USA and Europe, PrismTech is a privately held software products company. PrismTech serves international Fortune 500 customers in the telecommunications, data communications, defense and aerospace sectors. PrismTech is an acknowledged leader in software productivity tools and middleware, with solutions ranging from wide-scale integration to embedded real-time systems, supporting applications from operations support systems Operations Support Systems (also called Operational Support Systems or OSS) are computer systems used by telecommunications service providers. The term OSS most frequently describes "network systems" dealing with the telecom network itself, supporting processes such  (OSS) through to software-defined radio (SDR). For additional information about PrismTech, visit the web site at http://www.prismtech.com.

CORBA is a registered trademark of the Object Management Group, Inc in the U.S. and other countries. OpenFusion and Spectra are trademarks of PrismTech. All other trademarks are the property of their respective owners.
COPYRIGHT 2006 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2006, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Dec 6, 2006
Words:628
Previous Article:Unitus Reaches 1 Million of the World's Working Poor.
Next Article:Understand the Future Direction of the Wine Market in France with Reliable Historical Data and Full Five Year Forecasting.
Topics:



Related Articles
Mentor Graphics and Xilinx Announce Availability of FPGA OpenMORE.
Programmable single chip master/target PCI bridge solution.(QuickLogic QL5632)
Xilinx ships world's first Advanced Switching solution based on PCI Express architecture.
Xilinx intros next-gen EasyPath FPGAs priced below structured ASICs.(Field Programmable Gate-Array, Application Specific Integrated Circuit)
Xilinx delivers industry's fastest microcontroller with new PowerPC-based UltraController-II reference design.
Arasan Partners with TRIAS Mikroelektronik to Address the European Market.(Company Profile)(Industry Overview)
StarGen Announces Availability of ASI Endpoint Core for Xilinx FPGA; Allows System OEMs Flexibility to Integrate Advanced Switching Interconnect...
Nallatech Reinforces FPGA Leadership with New V-4 Offerings; Three New Products for Military & Aerospace Include PC-104 Embedded Computing,...
Mentor Graphics Provides Comprehensive Product Support for New ARM Cortex-M1 Processor for FPGAs.
Aldec and Actel Deliver Co-verification Solution for ARM-based FPGA Design.

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles