Printer Friendly
The Free Library
5,671,890 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Ponte Solutions Collaborates with UMC on Design-for-Yield Methodology; UMC and Ponte to Establish Design-Stage Yield Analysis Methodology with Ponte's Yield Analyzer(TM) for 90nm and 65nm Technologies.


MOUNTAIN VIEW, Calif. -- Ponte Solutions, Inc., the design-for-yield (DFY) company, today announced a technology partnership with leading global semiconductor manufacturer UMC UMC United Methodist Church
UMC United Microelectronics Corporation
UMC University Medical Center
UMC United Microelectronics Corp (Republic of China)
UMC University of Missouri-Columbia
 (NYSE NYSE

See: New York Stock Exchange
:UMC)(TSE See Tokyo Stock Exchange.

TSE

1. See Tokyo Stock Exchange (TSE).

2. See Toronto Stock Exchange (TSE).
:2303) to establish design-stage yield analysis that enables pre-tapeout yield enhancement for 90nm and below technologies. Ponte's methodology helps reducing manufacturing cost and time-to-volume production of complex semiconductor ICs by revealing yield-sensitive areas of libraries, IPs, memories and full chip designs and enabling yield improvement at the design stage, prior to committing to expensive fabrication fabrication (fab´rikā´shn),
n the construction or making of a restoration.
.

"IC designers have realized the benefits of proactive yield sensitivity analysis in deep sub-micron technologies," said Ken Liou, director of the IP and Design Support Division at UMC. "Ponte's Yield Analyzer provides Defect Limited Yield information which can be used by tools at virtually every step of the design flow starting from library/IP design and characterization to netlist generation, floorplanning, full chip detailed routing and ECO E·co   , Umberto Born 1932.

Italian writer best known for his novels, including The Name of the Rose (1981). He has also written extensively on semiotics and British and American popular culture.
. Using Yield Analyzer, designers can use DD (Defect Density) data to analyze two or more layouts to evaluate and decide the best option for tape-out based on their requirements."

"We strongly believe that yield, traditionally the domain of fabs, must become a driving factor behind sub-90nm design flows," said Alex Alexanian, CEO (1) (Chief Executive Officer) The highest individual in command of an organization. Typically the president of the company, the CEO reports to the Chairman of the Board.  of Ponte Solutions. "Ponte anticipated this trend more than two years ago and has worked with technology partners to develop and validate the accuracy, performance and usability of Yield Analyzer as design-stage yield characterization and analysis tool. Our partnership with UMC is an important milestone in bringing yield driven design methodologies to the design community."

About Ponte Solutions

Ponte Solutions, Inc., the design-for-yield company, manufactures and delivers unique, full-chip, model-based software products for semiconductor yield analysis and prediction, enabling designers to perform design-stage yield optimization. Ponte's customers include leading semiconductor manufacturers, foundries and design houses worldwide. Founded in 2002, the company has received funding from US Venture Partners, Telos Venture Partners, Incubic LLC (Logical Link Control) See "LANs" under data link protocol.

LLC - Logical Link Control
, Silicom Ventures LLC and private individuals. The company has offices in Mountain View, California For the census-designated place, see Mountain View, Contra Costa County, California. For other places called "Mountain View", see .
Mountain View is a city in Santa Clara County, in the U.S. state of California. The city gets its name from the views of the Santa Cruz Mountains.
; Grenoble, France; Tokyo, Japan; and Yerevan, Armenia. More information about the company can be found at www.ponte.com

Ponte Solutions and Yield Analyzer are trademarks of Ponte Solutions, Inc. All other trademarks are properties of their respective owners.
COPYRIGHT 2006 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2006, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Sep 20, 2006
Words:364
Previous Article:InfoMentis Delivers Ongoing Value with e-Learning Reinforcement; ''Inforce(TM)'' Allows InfoMentis Clients to Refresh, Continue and Extend Their...
Next Article:Internap to Host Web Application Performance Seminar; Joins Forces with Akamai and Gomez to Discuss Optimizing the Internet for Business Applications.
Topics:



Related Articles
VIRAGE LOGIC'S CUSTOM-TOUCH STAR COMPILER AVAILABLE IN UMC 0.18 MICRON PROCESS.(Product Announcement)
Ponte Solutions to License Yield Modeling Platform To Si2's Design-To-Manufacturing Coalition; The Entire Semiconductor Design Chain Will Leverage...
UMC's Integrated DFM Solutions Target Today's 90nm SoC Designers; DFM Capabilities, Including Quick Yield Ramping Service, Readily Available.
Ponte Solutions Releases Yield Analyzer Version 2.0; The Production-Proven Design-Stage Yield Analysis Tool Now Ready for Proliferation.
UMC Announces Readiness for 65-nanometer X Architecture Designs; Cadence and UMC Collaborate to Validate X Architecture Design Rules for 65nm Process...
UMC's 65nm Process Sees Widespread Acceptance; UMC's Design for Manufacturing (DFM) Resources Play Major Role in Facilitating Ease of Design-in for...
Si2 Announces Member Demonstrations at the Design Automation Conference.
Ponte Solutions Adds Jim Hogan as Chairman of the Board.
UMC Delivers Leading-edge 65nm FPGAs to Xilinx.
Clear Shape and UMC Release DFM-Driven Design Flow.

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles