Printer Friendly
The Free Library
14,757,922 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Oki Electric and Synopsys to Develop Advanced Design-for-Test Methodologies to Reduce Test Time and Improve Test Efficiency.


Business Editors/High Tech Writers

MOUNTAIN VIEW, Calif.--(BUSINESS WIRE)--July 11, 2001

Synopsys' Test Methodology Consulting Group Assists Oki in Joint

Project to Link Design for Test and ATE Environments

Oki Electric Industry Co., Ltd., (Tokyo Stock Exchange Tokyo Stock Exchange

Main stock market of Japan, located in Tokyo. It opened in 1878 to provide a market for the trading of government bonds newly issued to former samurai.
, First Section:6703), and Synopsys, Inc. (Nasdaq:SNPS SNPS Space Nuclear Power System ), today announced the start of a joint project aimed at reducing the test time on LSI LSI: see integrated circuit.


(Large Scale Integration) Between 3,000 and 100,000 transistors on a chip. See SSI, MSI, VLSI and ULSI.
 (large scale integration) systems by half. Under this agreement, Synopsys' Test Methodology Consulting Group and Oki's Silicon Solutions Company will develop design methodologies to optimize a chip's test logic by linking Synopsys' design for testability (DFT DFT - discrete Fourier transform ) tools to Oki's LSI testers, and integrating them within Oki's design environment for system LSI. This will facilitate Oki's design of test logic for specific tester characteristics, resulting in significant drops in the LSI test time.

Both Oki Electric and Synopsys understand that today's DFT methodologies must evolve rapidly for the successful development of system LSI. Oki needs to solve the test challenges arising from shrinking process geometries, increasing design complexities and ever-higher pin counts on system-on-chip (SoC) devices. Failing to approach these test challenges with a disciplined perspective may lead to drastic increases in design cycles and test times, and the strong possibility that engineers will be forced to rely on expensive testers, causing the cost of testing a device to become prohibitive pro·hib·i·tive   also pro·hib·i·to·ry
adj.
1. Prohibiting; forbidding: took prohibitive measures.

2.
. This agreement will help Oki Electric to continue to provide the most advanced system LSIs to complement their current and future business strategies.

"This strategic project positions Oki and Synopsys at the forefront of SoC development where design and test must be linked," said Nobuo Hoshi, general manager, Design and Product Engineering, logic LSI Division at Oki Electric's Silicon Solutions Company. "Through collaboration with Synopsys on this project, we aim to shatter shat·ter  
v. shat·tered, shat·ter·ing, shat·ters

v.tr.
1. To cause to break or burst suddenly into pieces, as with a violent blow.

2.
a.
 the wall between design and test and provide the market with huge benefits in time-to-market and improved quality of results."

"Synopsys continues to demonstrate its commitment to driving efforts that simultaneously improve the quality and cost of test, while reducing our customers' time to market," said Antun Domic, senior vice president and general manager of Synopsys' Nanometer Analysis and Test business unit. "We are extremely pleased that Oki sees value in our endeavors and we look forward to working together on solutions that not only benefit this leading semiconductor supplier, but ultimately our common customers."

About Oki Electric Silicon Solutions Company

Oki Electric Silicon Solutions Company is the semiconductor division of Oki Electric providing total silicon solution to the digital communications Transmitting text, voice and video in binary form. See communications.  market. The company established a unique SPA concept as its system LSI design methodology and promptly brings to market the most advanced system LSI. Its major product offerings include ADPCM-CODEC, speech LSIs, Bluetooth LSIs, automobile LSIs and system memories.

Synopsys' Versatile Test Solutions

Synopsys, the leading supplier of IC test automation solutions, offers a complete line of integrated products and services to meet the most demanding manufacturing test requirements. The company's award-winning design-for-test offering includes the advanced TetraMAX(R) ATPG ATPG Automatic Test Pattern Generation
ATPG Automatic Test Program Generator
 and DFT Compiler tools. TetraMAX complements scan-based test methodologies by providing industry leading ATPG performance, capacity and ease of use. DFT Compiler incorporates the latest generation of Synopsys' patented 1-Pass test synthesis technology and enables design teams to efficiently meet their DFT closure goals. Complementing these products, Synopsys offers comprehensive test services delivered by a world-class team of DFT experts.

About Synopsys

Synopsys, Inc. (Nasdaq:SNPS), headquartered in Mountain View, California For the census-designated place, see Mountain View, Contra Costa County, California. For other places called "Mountain View", see .
Mountain View is a city in Santa Clara County, in the U.S. state of California. The city gets its name from the views of the Santa Cruz Mountains.
, creates leading electronic design automation (EDA (1) (Electronic Design Automation) Using the computer to design, lay out, verify and simulate the performance of electronic circuits on a chip or printed circuit board. ) tools for the global electronics market. The company delivers advanced design technologies and solutions to developers of complex integrated circuits Integrated circuits

Miniature electronic circuits produced within and upon a single semiconductor crystal, usually silicon. Integrated circuits range in complexity from simple logic circuits and amplifiers, about 1/20 in. (1.
, electronic systems, and systems on a chip. Synopsys also provides consulting and support services support services Psychology Non-health care-related ancillary services–eg, transportation, financial aid, support groups, homemaker services, respite services, and other services  to simplify the overall IC design process and accelerate time to market for its customers. Visit Synopsys at http://www.synopsys.com.

TetraMAX and Synopsys are registered trademarks of Synopsys, Inc. All other trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.
COPYRIGHT 2001 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2001, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Geographic Code:1USA
Date:Jul 11, 2001
Words:656
Previous Article:Watt Commercial Properties to Renovate Historic First National Bank Building in Downtown San Diego.
Next Article:West Marine's New Spinning And Casting Rods Offer Anglers Strength, Sensitivity And Durability.
Topics:



Related Articles
Synopsys' VCS Verilog Simulator Delivers Accurate Gate-level ASIC Simulation to Oki Semiconductor Customers.
Oki and STATS Partnership Delivers Production Test Solution for Bluetooth Devices; Oki Electric Industry Co. Ltd. achieves breakthrough designing RF...
Synopsys' TetraMAX ATPG Selected by Texas Instruments to Support Advanced ASIC Design Flow.
STMicroelectronics and Synopsys Team to Develop Advanced Design-for-Test Solutions for Complex Systems On Chip.
Synopsys' DFT Compiler Receives Best in Test Award From Test & Measurement World Magazine.
Synopsys Announces TSMC Support for Its Advanced TetraMAX ATPG Test Solution; TSMC Incorporates Synopsys' Award Winning TetraMAX Into Its Reference...
Synopsys' Power Compiler Added to Oki Semiconductor's Advanced ASIC Design Kit; Power Compiler Delivers 'Push-Button' Power Optimization For Deep...
Synopsys Professional Services Announces Complete Concept-to-Parts Chip Solution.
Synopsys Announces New Test Technology Addressing Capacity, Complexity and Quality Challenges in Today's SOC Design Flows.
Synopsys Teams With STMicroelectronics to Lower Overall Cost of Test for Complex SoCs.

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles