Printer Friendly
The Free Library
5,660,523 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Novas Introduces a Verilog and VHDL Design Checker.


Business Editors & High Tech Writers

SAN JOSE San Jose, city, United States
San Jose (sănəzā`, săn hōzā`), city (1990 pop. 782,248), seat of Santa Clara co., W central Calif.; founded 1777, inc. 1850.
, Calif.--(BUSINESS WIRE)--April 17, 2000

nLint is integrated with Debussy(R) Debugging System

SAN JOSE, Calif.--(BUSINESS WIRE)--April 17, 2000

Novas Software Novas Software was founded in 1996 by Dr. Paul Huang to address the ongoing problem of debugging chip designs. Since then, Novas has grown to employ over 130 people with office locations across the world including Texas, New Hampshire, the United Kingdom, Japan, Korea, India, , Inc. (Novas), the technology leader in Verilog and VHDL (VHSIC Hardware Description Language) A hardware description language (HDL) used to design electronic systems at the component, board and system level. VHDL allows models to be developed at a very high level of abstraction.  debugging, announced nLint, a new design rule checker for Verilog and VHDL.

The new tool is integrated with Novas' Debussy Knowledge-Based Debugging(TM) system.

nLint helps designers create syntactically and semantically correct HDL (Hardware Description Language) A language used to describe the functions of an electronic circuit for documentation, simulation or logic synthesis (or all three). Although many proprietary HDLs have been developed, Verilog and VHDL are the major standards.  code by performing source code checks to ensure conformance with design rules such as synchronous design, clocking scheme, naming conventions and testability.

"Our focus is on helping engineers understand complex designs and eliminate errors as efficiently as possible," noted Dale Pollek, Vice President of Sales and Marketing at Novas. "nLint gives Debussy users a way to find syntax and semantic errors before simulation or synthesis, so they don't waste time running those tools on bad code."

nLint works standalone as well as with Debussy. The product is available from Novas and on the Toolwire Design Chain Management (DCM DCM
abbr.
Distinguished Conduct Medal
) Network. (See related press release today from Toolwire, Inc.) Toolwire is an application service provider offering web-based pay-per-use access to EDA (1) (Electronic Design Automation) Using the computer to design, lay out, verify and simulate the performance of electronic circuits on a chip or printed circuit board.  tools and services. Through Toolwire, Verilog and VHDL designers have access to nLint anytime or anywhere through their web browser The program that serves as your front end to the Web on the Internet. In order to view a site, you type its address (URL) into the browser's Location field; for example, www.computerlanguage.com, and the home page of that site is downloaded to you. .

Price and Availability

nLint for Verilog ships in May for Unix, Linux, and Windows NT platforms. nLint for VHDL ships in Q4. Pricing is $14,900 for a floating local-area network license. Pay-per-use pricing on the Toolwire DCM Network starts at $9.50 per run in quantities of 100.

About nLint and the Debussy Debugging System

The Debussy system automates debug To correct a problem in hardware or software. Debugging software means locating the errors in the source code (the program logic). Debugging hardware means finding errors in the circuit design (logical circuits) or in the physical interconnections of the circuits.  tasks and provides engineers better ways to understand behavioral, RTL (Register Transfer Level) A high-level hardware description language (HDL) for defining digital circuits. The circuits are described as a collection of registers, Boolean equations, control logic such as "if-then-else" statements as well as complex event sequences; , and gate-level designs. nLint complements Debussy by finding potential bugs earlier, before users run simulation, synthesis or test tools.

About Novas

Novas Software is focused on providing better solutions for electronic design debugging. The company's tools and technology improve a designer's and a design team's productivity, especially during the time-intensive verification and debug phases.

Novas is located at 2025 Gateway Place, Suite 480, San Jose, CA 95110. Phone: 408/467-7888, 1-888/NOVAS-38, Fax: 408/467-7889. For more information visit www.novas.com or send email to info@novas.com.

Note to Editors:

Acronyms and definition

EDA:    Electronic Design Automation
HDL:    Hardware description language
IC:     Integrated Circuit

       Knowledge-Based Debugging: Novas' Knowledge-Based Debugging
system intelligently guides users to the causes of design defects by
automating the process of locating and isolating the relevant logic.

RTL:    Register-Transfer Level
VHDL:   VHSIC (Very High-Speed IC) HDL


Debussy is a registered trademark and Knowledge-Based Debugging is a trademark of Novas Software, Inc. All other brand and product names may be trademarks of their respective companies.
COPYRIGHT 2000 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2000, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Geographic Code:1USA
Date:Apr 17, 2000
Words:452
Previous Article:PANACO Corrects Working Interest Percentages; 18% and 6% Sted 10% and 14%.
Next Article:Frontier Financial Corp. Continues Momentum -- Announces Record Earnings for the First Quarter of 2000.
Topics:



Related Articles
Synplicity's New Synthesis Product Targets Multiple CPLD and FPGA Vendors; Synplify's quality of results, ease-of-use, and fast run times remove...
Summit Enhances Integration of Visual HDL with Leading Verilog Functional Design Verification Tools; Adds Verilog Interfaces for ViewLogic's VCS and...
Viewlogic Creates New FPGA Synthesis - Aurora.
Summit Partners With LEDA for Rules Checking.
Novas Upgrades Popular Debugging System for Electronic Systems Design.
Interra Launches Next Generation RTL Rule Checker; SpyGlass Software Enables Customers to Capture Full Range of Design and Reuse Policies.
SynTest Adds VHDL Capability To Its RTL Testability Analysis Tool Suite; TurboCheck-RTL Now Available for VHDL and Verilog.
Novas Announces Mixed Verilog and VHDL Debugging; Debugging System Upgrade Aids Design Reuse and IP Integration.
NEW RULE SETS FOR LEDA CHECKERS ACCELERATE AND DELIVER.(Company Business and Marketing)
@HDL RELEASES ENHANCED VERSION OF VERILOG DEBUGGING TOOL.(Product Announcement)

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles