Novas, Denali Offer First Transaction-Level Verification and Debugging Environment for PCI Express Design Verification.Business Editors/High-Tech Writers DVCon SAN JOSE San Jose, city, United States San Jose (sănəzā`, săn hōzā`), city (1990 pop. 782,248), seat of Santa Clara co., W central Calif.; founded 1777, inc. 1850. , Calif.--(BUSINESS WIRE)--March 1, 2004 First Public Demonstration of Novas Debug To correct a problem in hardware or software. Debugging software means locating the errors in the source code (the program logic). Debugging hardware means finding errors in the circuit design (logical circuits) or in the physical interconnections of the circuits. Platform, Denali PureSpec Integration at DVCon Held This Week in San Jose Novas Software Novas Software was founded in 1996 by Dr. Paul Huang to address the ongoing problem of debugging chip designs. Since then, Novas has grown to employ over 130 people with office locations across the world including Texas, New Hampshire, the United Kingdom, Japan, Korea, India, , Inc., the leader in debug systems for complex chip designs, and Denali(TM) Software Inc., the leading provider of electronic design automation (EDA (1) (Electronic Design Automation) Using the computer to design, lay out, verify and simulate the performance of electronic circuits on a chip or printed circuit board. ) software for chip interface verification, today unveiled the first transaction-level verification and debugging environment for PCI Express A high-speed peripheral interconnect from Intel introduced in 2002. Note that although sometimes abbreviated "PCX," PCI Express is not the same as "PCI-X" (see PCI-SIG and PCI-X for comparison). As a result of the confusion, "PCI-E" or "PCIe" is the accepted abbreviation. design verification. Chip designers who use Denali's PureSpec(TM) verification intellectual property (IP) and Novas' Verdi(TM) Behavior-Based Debug or Debussy(R) Debug System have an integrated means of viewing and analyzing PCI Express transactions and accelerating the process for verifying PCI Express chip interfaces. This integrated solution is available now to selected customers from Novas and Denali. The first public demonstration of this integration will be shown at this year's Design & Verification Conference (DVCon) & Exhibition in the Denali Booth Number 302 and the Novas Booth Number 401. The conference will be held today through Wednesday, March 3, at the Doubletree Hotel in San Jose. Says Dave Kelf, Novas' vice president of marketing: "The integration of Denali's PureSpec with our transaction-level debug capabilities is a huge win for chip designers. This is a very powerful solution that enables designers to view and analyze PCI Express traffic at the packet-level, a much more effective level of abstraction The level of complexity by which a system is viewed. The higher the level, the less detail. The lower the level, the more detail. The highest level of abstraction is the single system itself. for debugging these complex interfaces." Novas pioneered a new approach to debugging complex chip designs with the industry's first complete and independent system for locating, isolating, understanding and resolving design errors. The key to Novas' approach is its ability to help designers better understand design behavior. That capability forms the core for an extended family of integrated design The introduction to this article provides insufficient context for those unfamiliar with the subject matter. Please help [ improve the introduction] to meet Wikipedia's layout standards. You can discuss the issue on the talk page. and testbench debug tools that now also support transaction-level models to bring a new level of productivity to engineers. Denali's PureSpec is the most widely used verification IP solution for verifying compliance and interoperability of PCI Express designs. It models all devices in the PCI Express topology, and all protocol layers in the specification. PureSpec contains thousands of assertions monitored during simulation to ensure compliance with the PCI Express specification. The unique product architecture provides robust model configurability and portability to ensure interoperability with other vendor-specific PCI Express implementations. "The combination of PureSpec with Novas debug systems offers the most sophisticated solution for verifying and debugging complex PCI Express designs," concludes Kevin Silver, Denali's vice president of marketing. "Our mission is to provide the most robust, high-quality verification IP in the industry. Working with Novas to enable transaction-level debugging is consistent with this goal, and gives designers a tremendous advantage in functional verification Functional verification, in electronic design automation, is the task of verifying that the logic design conforms to specification. In everyday terms, functional verification attempts to answer the question "Does this proposed design do what is intended?" This is a complex task, for PCI (1) (Payment Card Industry) See PCI DSS. (2) (Peripheral Component Interconnect) The most widely used I/O bus (peripheral bus). Express-based designs." About Denali Software Denali Software, Inc. is an American software company, based in Palo Alto, California. The company produces electronic design automation (EDA) software and intellectual property (IP) design cores for memory and other standard interfaces. , Inc. Denali Software Inc. is the world's leading provider of EDA tools and Semiconductor Intellectual Property (SIP) solutions for chip interface design, integration, and verification. More than 400 companies worldwide use Denali's tools, technology, and services to design and verify complex chip interfaces for communication, consumer, and computer products. For more information, please visit Denali at www.denali.com or contact Denali directly at: 650-461-7200, or email: info@denali.com. About Novas Novas is the pioneer of debug systems that reduce functional verification costs for complex integrated circuit integrated circuit (IC), electronic circuit built on a semiconductor substrate, usually one of single-crystal silicon. The circuit, often called a chip, is packaged in a hermetically sealed case or a nonhermetic plastic capsule, with leads extending from it for and system-on-chip designs. Its market-leading Verdi(TM) and Debussy(R) Debug Systems, along with the Reusner(TM) Design Knowledge Publisher, go far beyond waveforms to help engineers understand and analyze complex or unfamiliar design behavior and share knowledge across global organizations. They cut by half or more the time it takes to locate, isolate and solve the root causes of design and verification problems. Novas is ranked first in customer satisfaction for the second consecutive year in a comprehensive EDA study published by CMP CMP (cytidine monophosphate): see cytosine. (1) (CMP Media LLC, Manhasset, NY, www.cmp.com) Part of United Business Media, CMP is a leading integrated media company that offers a wide variety of publications and services in the information . There are more than 12,000 Novas systems installed worldwide by over 400 companies and 35 EDA companies  The external links in this article or section may require cleanup to comply with Wikipedia's content policies. utilizing Novas technology in their products today. Novas is headquartered in San Jose, Calif. with offices in Europe, Japan and Asia-Pacific. For more information, visit www.novas.com or email info@novas.com. Debussy is a registered trademark and Verdi is a trademark of Novas Software, Inc. Denali, The Denali logo, Databahn, eMemory, MMAV, and PureSpec are trademarks of Denali Software, Inc. PCI Express is a trademark of PCI-SIG. All other trademarks are the property of their respective owners. |
|
||||||||||||
Printer friendly
Cite/link
Email
Feedback
Reader Opinion