Printer Friendly
The Free Library
4,546,951 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

New approach to fatigue testing of chip-level interconnects. (General Developments).


Researchers at NIST, in collaboration with the Max-Planck-Institute for Metals Research, have been conducting fatigue testing of thin aluminum and copper films on silicon-based substrates through the application of high current density ac signals. This novel approach to studying cyclic deformation of chip-level interconnects depends upon Joule
J
1. The International System unit of electrical, mechanical, and thermal energy.
2. A unit of electrical energy equal to the work done when a current of 1 ampere is passed through a resistance of 1 ohm for 1 second.
3. A unit of energy equal to the work done when a force of 1 newton acts through a distance of 1 meter.
 self-heating of the metal and the differences in coefficient of thermal expansion between film and substrate materials. Effects of frequency, waveform, encapsulant, and local interconnect microstructure are being investigated in materials systems in their actual in-use configurations, without special specimen preparation or removal of films from their substrates.

One recent result shows that soft polymeric-based encapsulants do not suppress deformation-induced topography in aluminum lines. This test method provides a means for understanding the reliability of interconnects subjected to severe repeating loads due to power cycling, energy conservation, and processor loading.

CONTACT: Bob Keller, (303) 497-7651; keller@boulder.nist.gov.
COPYRIGHT 2002 National Institute of Standards and Technology
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2002, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Journal of Research of the National Institute of Standards and Technology
Article Type:Brief Article
Geographic Code:1USA
Date:Jul 1, 2002
Words:146
Previous Article:Crystal structures and phase equilibria of ceramics for low temperature co-fired ceramics. (General Developments).(Brief Article)
Next Article:Monte Carlo simulations completed for sem resolution study. (General Developments).(Brief Article)
Topics:



Related Articles
Encapsulants for Board-Level Assembly -- New encapsulants are being developed that provide faster cure rates tosupport lower manufacturing costs.
DCX uses simulation for chassis development. (WIP).(DaimlerChrysler)
CCGA design variables and their effects on reliability: using full array, thin ceramic substrates and lidless packages can improve the thermal cycle...
Wafer-level packaging today: WLP represents one of the most exciting and innovative frontiers in the packaging industry.(SMTA Series)
A new, thin high-performance organic substrate: the flip-chip package can be conventionally processed and meets lead-free demands.(Packaging)
An alternative PCB architecture for high-speed chip-to-chip signal transmission: copper's 'limits' can be stretched by routing high-speed signals...
An alternative PCB architecture for high-speed chip-to-chip signal transmission: copper's 'limits' can be stretched by routing high-speed signals...
Underfills in Pb-free assemblies: increased stresses on assemblies--the result of lead-free soldering--raise the possibility of underfills as...
Demonstrating the lead-free capability of PCBs: it takes performance testing--as well as conformance testing--to ensure that your board can survive...
Programming and the problem of yield: optimized sockets should combine the durability and signal integrity of test sockets and the standardization...

Terms of use | Copyright © 2008 Farlex, Inc. | Feedback | For webmasters | Submit articles