Printer Friendly
The Free Library
14,717,670 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

New Calibre Interactive Tool from Mentor Graphics Enables a Single Flow for Cell, Block and Full-Chip Verification.


Business/High-Tech Editors

WILSONVILLE, Ore.--(BUSINESS WIRE)--June 4, 2001

Mentor Graphics Mentor Graphics, Inc (NASDAQ: MENT) is a US-based multinational corporation dealing in electronic design automation (EDA) for electrical engineering and electronics, as of 2004, ranked third in the EDA industry it helped create.  Corporation, (Nasdaq:MENT), the leader in physical verification Physical verification

A procedure auditors use to ensure that inventory recorded in the book is correct by actually checking out the physical inventory.
, today announced the Mentor Graphics(R) Calibre(R) Interactive(TM) tool.

Calibre Interactive enables designers to perform block and cell physical verification from within layout environments such as Cadence(R) Design Systems' Virtuoso(R). This provides the same integrated cell, block and full chip verification environment to Virtuoso users that has existed for the IC Station(R) tool users for years.

Interactive Verification Accessed from Industry Layout Tools

Accessible directly from the layout environment, Calibre Interactive brings unprecedented performance, capacity, functionality and ease-of-use to block/cell physical verification. It provides the block/cell designer interactive access to Design Rule Checking (DRC DRC Democratic Republic of Congo
DRC Down (Stage) Right Center
DRC Director(ate) of Reserve Components
DRC Disability Rights Commission (United Kingdom) 
) and Layout vs. Schematic (LVS LVS Linux Virtual Server
LVS Live Vaccine Strain
LVS Las Vegas, New Mexico (Airport Code)
LVS Low Voltage Switchgear
LVS Logistical Vehicle System
LVS Laser Vibration Sensor
LVS Logistics Vehicle System
) checking and the ability to graphically debug To correct a problem in hardware or software. Debugging software means locating the errors in the source code (the program logic). Debugging hardware means finding errors in the circuit design (logical circuits) or in the physical interconnections of the circuits.  verification results without leaving the layout environment. Designers invoke all three of these capabilities via a graphical user interface graphical user interface (GUI)

Computer display format that allows the user to select commands, call up files, start programs, and do other routine tasks by using a mouse to point to pictorial symbols (icons) or lists of menu choices on the screen as opposed to having to
 called directly from the layout tool's pull-down menus. Users designing analog circuitry and smaller cells and blocks where interactive verification is a requirement can easily adopt this methodology.

"Historically, Calibre provided our customers with a competitive advantage during tape-out through superior performance, capacity and ease-of-use," said Joseph Sawicki, general manager for the Calibre Business Unit. "The introduction of Calibre Interactive now allows our customers to deploy the power of Calibre for cell and block verification, and also gain the advantages of using a single, industry-standard, verification tool suite throughout their design cycle."

A Single, Industry Standard, Physical Verification Flow

Using the Calibre tool suite throughout the flow facilitates design integration and reduces design cycle time. With SoC design becoming more pervasive in the industry, most new designs incorporate a variety of full-custom, place and route, analog, memory, and mixed-signal design on a single chip. The Calibre tool set's design style independence enables it to efficiently verify any design without user intervention to optimize the rule file for different design styles.

Design cycle time reductions arise from three sources. First, Calibre Interactive is fully compatible with Calibre, allowing Calibre customers to make use of their already extensive inventories of full-chip rule files for block/cell verification. In addition, block/cell designers can now employ the extensive set of Calibre rules provided by Mentor's foundry partners, including Chartered Semiconductor Manufacturing Chartered Semiconductor Manufacturing SGX: C27 NASDAQ: CHRT (abbreviated CSM) is the world's fourth largest dedicated independent semiconductor foundry, with its headquarters and main operations located in the Woodlands Industrial Park, Kranji Singapore. , IBM (International Business Machines Corporation, Armonk, NY, www.ibm.com) The world's largest computer company. IBM's product lines include the S/390 mainframes (zSeries), AS/400 midrange business systems (iSeries), RS/6000 workstations and servers (pSeries), Intel-based servers (xSeries) , TSMC TSMC Taiwan Semiconductor Manufacturing Company, Ltd
TSMC Taiwan Semiconductor Manufacturing Corporation
TSMC Traffic Systems Management Center
TSMC Toll Station Management Controller
TSMC Transportation Supply Maintenance Command
TSMC Technical Services Manager Code
 and UMC UMC United Methodist Church
UMC United Microelectronics Corporation
UMC University Medical Center
UMC United Microelectronics Corp (Republic of China)
UMC University of Missouri-Columbia
.

Second, using Calibre as their single verification tool suite for block/cell and full-chip tape-out allows Calibre customers to avoid the physical verification discrepancies that arise when different verification flows are used at multiple design stages. Customers save valuable time during full-chip tape-out, since physical verification errors within blocks are now manifested and corrected early in the design process.

Finally, CAD teams using Calibre Interactive now have only a single verification flow to maintain and deploy. This not only saves the time of scarce CAD experts; it also reduces training requirements for the team and ultimately enables a deeper level of tool expertise.

Pricing and Availability

Mentor Graphics will begin delivering Calibre Interactive in May 2001. Pricing begins at $80,000.

About Mentor Graphics Corporation

Mentor Graphics Corporation (Nasdaq:MENT) is a world leader in electronic hardware and software design solutions, providing products and consulting services for the world's most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of more than $600 million and employs approximately 2,850 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon Wilsonville is a city in Clackamas County, Oregon, United States. The population was 13,991 at the 2000 census, and as of 2005 was estimated to be 16,510.[1] Geography
Wilsonville is located at  (45.306805, -122.
 97070-7777; Silicon Valley headquarters are located at 1001 Ridder Park Drive, San Jose, California San Jose (IPA: /ˌsænhoʊˈzeɪ/) is the third-largest city in California, and the tenth-largest in the United States. It is the county seat of Santa Clara County.  95131-2314. World Wide Web site: www.mentor.com.

Mentor Graphics, Calibre and IC Station are registered trademarks of Mentor Graphics Corporation. Calibre Interactive is a trademark of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.
COPYRIGHT 2001 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2001, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Geographic Code:1USA
Date:Jun 4, 2001
Words:635
Previous Article:Global Telecom Domains Expands 3G, GPRS, and UMTS Portfolio Offerings with Suite Business Model.
Next Article:NurLogic Launches IC Business Aimed at High-End Communications Markets; NurLogic Demonstrates Multi-Channel 2.5Gbps Capabilities Extendable to Highly...
Topics:



Related Articles
PixelFusion Verifies 76 Million-Transistor Chip Using Mentor Graphics Deep Submicron Tools.
Toshiba Standardizes on Calibre for Resolution Enhancement of 0.13 Micron Technology and Below.
Mentor Graphics and Prolific Partner to Deliver Subwavelength-Compliant Cell Generation Flow.
STMicroelectronics Standardizes on Calibre for Resolution Enhancement.
Interactive Use of Calibre and xCalibre Tools From Mentor Graphics Sets Standard at AMCC.
Hitachi Standardizes on Mentor Graphics Phase Shift Mask Software for High-End Processes.
Mentor Graphics Expands Physical Verification Support to IBM Microelectronics Mixed-Signal SiGe BiCMOS.
Mentor Graphics Calibre Enables Fast-Chip's PolicyEdge; Industry's First 10-Gigabit Services Processor.
Mentor Graphics Calibre to Improve Semiconductor Manufacturer's System-on-a-Chip Designs.
Mentor sales rise, profit falls.(UP AND DOWN)

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles