Printer Friendly
The Free Library
14,506,428 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

NEXT WAVE OF PHILIPS SEMICONDUCTORS' COOLRUNNER CPLDS DELIVER HIGHER DENSITIES.


ALBUQUERQUE, N.M.--(BUSINESS WIRE)--Feb. 3, 1997--Philips Semiconductors today announced the two newest members of its CoolRunner family of complex programmable logic devices (CPLDs): the 64-macrocell PZ3064 and PZ5064. These 3.3V and 5V devices combine Philips' Fast Zero Power (FZP FZP Fresnel Zone Plate
FZP Flunitazepam
) design technique and eXtended Programmable Logic Array See PLA.  (XPLA XPLA eXtended Programmable Logic Array ) architecture to deliver higher density solutions to customers whose applications require high-performance and low-power operation concurrently. With a propagation delay The time it takes to transmit a signal from one place to another. Propagation delay is dependent solely on distance and two thirds the speed of light. Signals going through a wire or fiber generally travel at two thirds the speed of light. Contrast with nodal processing delay.  of 10 nanoseconds, the PZ3064 is the world s fastest 3.3V 64- macrocell CPLD (Complex PLD) A programmable logic device that is made up of several simple PLDs (SPLDs) with a programmable switching matrix in between the logic blocks. CPLDs typically use EEPROM, flash memory or SRAM to hold the logic design interconnections. See PLD and SPLD. .

"Customer and industry response to Philips' FZP design technology and XPLA architecture continues to exceed expectations," stated Steve Kelley Steve Kelley (born January 8, 1953) is a former Minnesota state Senator. In 2006, he received the Democratic-Farmer-Labor endorsement for Attorney General. Kelley served in the Minnesota Senate from 1997-2007; he previously served in the Minnesota House of Representatives from , general manager of Philips' Programmable Products Group. "The release of our 64- macrocell device further demonstrates that we are on track in delivering the density roadmap outlined last April, and reaffirms our commitment to provide our customers with innovative programmable logic solutions at both 3.3V and 5V."

The XPLA architecture uniquely combines the PAL and PLA (Programmable Logic Array) A type of programmable logic chip (PLD) that contained arrays of programmable AND and OR gates. PLAs are no longer used. See PLD.

(language, music) Pla - A high-level music programming language, written in SAIL.
 architectures to provide designers with CPLDs that offer maximum effective density, higher performance for complex functions, and superior support for making design changes while maintaining a fixed pin-out. Featuring a high-speed dedicated path of five product terms for each macrocell, the XPLA architecture delivers an additional 32 product terms in each logic block that is equally and simultaneously accessible by all macrocells within the logic block. The additional delay incurred to access any or all of the 32 product terms is never more than 2.5 nanoseconds. As a result, the Philips' CoolRunner CPLDs feature the simplest timing model; offer 30 percent to 50 percent more logic resources than competing devices; and, have the most flexible product-term allocation solution in the marketplace.

The Philips' FZP design technique eliminates the use of sense amps to overcome capacitive loading in the product term array. Instead, Philips uses a chain of CMOS (Complementary Metal Oxide Semiconductor) Pronounced "c-moss." The most widely used integrated circuit design. It is found in almost every electronic product from handheld devices to mainframes.  gates to implement the sum-of-products logic, eliminating the need for constant current required by sense amps. Philips refers to this transition from a bipolar design approach (sense amps) on a CMOS process to a CMOS design technique (CMOS gate chain) on a CMOS process as a TotalCMOS PLD (Programmable Logic Device) Refers to a variety of logic chips that are programmable at the customer's site, the customer being the vendor of the finished chip, not the end user.  implementation. With the Philips approach, static current is effectively zero (<0.1 mA) and dynamic current is dramatically reduced relative to the competition since the CoolRunner CPLDs only draw current when the CMOS gates switch. The PZ5064 requires approximately one-quarter the dynamic current required by the closest competitor's 64- macrocell device.

"Philips' FZP design technique offers low power with no impact on performance, while competing devices require designers to choose between high performance and low power. FZP delivers the ability to simultaneously achieve high- performance and low-power operation which enables designers to use CPLDs in applications where they were not feasible in the past," stated Kelley.

Pricing in volumes of 1000 units is $11.65 for the 5V PZ5064- 10, and $14.50 for the 3.3V PZ3064-10, both devices are in a 84-pin PLCC (Plastic Leaded Chip Carrier) A plastic, square, surface mount chip package that contains leads on all four sides. The leads (pins) extend down and back under and into tiny indentations in the housing. See chip package.  package. Production volumes are currently available. For pricing outside the United States, please contact your local Philips Semiconductors sales office or authorized Philips distributor.

Philips Semiconductors, a subsidiary of Philips Electronics North America Corporation and an affiliate of Philips Electronics NV Philips Electronics NV
 in full Royal Philips Electronics NV Dutch Koninklijke Philips Electronics NV

Major Dutch manufacturer of consumer electronics, household appliances, lightbulbs, and imaging equipment.
, headquartered in Eindhoven, The Netherlands, is the eleventh largest semiconductor supplier in the world. Philips Semiconductors' innovations in digital audio, video, and mobile technology position the company as a leader in the consumer, multimedia, and wireless communications markets. Sales offices are located in all major markets around the world and are supported by regional customer application labs.

Additional information on Philips Semiconductors can be obtained by accessing the Philips Internet Home Page located at: http://www.semiconductors.philips.com

NOTE: Sales information may be obtained by accessing http://www.coolpld.com Please do NOT use the editor- contact or corporate telephone numbers for sales information.

PHOTO: A photo is available for downloading from: www.coolpld.com. Photo Caption: LARGE OR SMALL? BOTH! Philips adds more "juice" to its 3V and 5V CoolRunner CPLD family with larger 64-macrocell devices.

CONTACT: Lawrence Fogel Carolyn Mathas

Philips Semiconductors or Mathas Communications

408/991-3614 541/865-7737

fogel@scs.philips.com mathas@magick mag·ick  
n.
An action or effort undertaken because of a personal need to effect change, especially as associated with Wicca or Wiccan beliefs.



[Variant of magic.
.net
COPYRIGHT 1997 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 1997, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Feb 3, 1997
Words:693
Previous Article:Acclaim Communications Adds Voice Over Data to its FRADs; LiveVoice Establishes a New Price Point for Voice Over Frame Relay.
Next Article:Gen-Probe receives FDA clearance to market new amplified Chlamydia test in the U.S.; Chlamydia trachomatis assay uses genetic probe technology to...
Topics:



Related Articles
Philips Semiconductors Announces Formation of CPLD Business Unit; Long-Term Strategy Includes Multi-Family Product Approach Targeting High...
Philips Semiconductors Announces World's Fastest 3V Complex Programmable Logic Device (CPLD); New CoolRunner Product Family Combines High Speed,...
Philips Semiconductors Introduces XPLA Designer to Support New CoolRunner CPLD Products; XPLA Designer Is A Complete Software Solution for Easy...
Altera and Synopsys Team to Develop Next-Generation Programmable Logic Design Solutions; Comprehensive Strategic Alliance Includes Technology...
Philips Semiconductors CoolRunner CPLDs Win EDN 1996 Innovation of the Year Award; EDN Readership Select CoolRunner's Fast Zero Power and XPLA...
Philips Semiconductors completes CoolRunner families with 128 macrocell CPLDs; Philips CoolRunner CPLDs Gain Market Acceptance.
Philips Semiconductors Announces First Fast Zero Power 22V10; New Device Combines Fast Zero Power and CMOS Design and Process Technologies to Deliver...
PHILIPS SELECTS ATMOS 1T SOC-RAM COMPILED, HIGH-DENSITY 1T EMBEDDED MEMORY.
Xilinx announces next gen free ISE WebPACK 5.2I design tool for reduced design costs and increased productivity.(Integrated Software Environment...
Xilinx Virtex-II Pro FPGAs Are 38% Faster Than Competitive Offerings Using ISE 6.1i Design Tools.

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles