Printer Friendly
The Free Library
14,670,922 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Marvell Announces Industry's First 3.125 Gb/s SERDES on 0.15 Micron CMOS Process for 10 Gigabit Ethernet, SONET/SDH, Infiniband, Fibre Channel, and High-Speed Serial Backplane Markets.


Business Editors/High-Tech Writers

SUNNYVALE, Calif.--(BUSINESS WIRE)--Feb. 12, 2001

Marvell (Nasdaq:MRVL), a technology leader in the development of extreme broadband communications solutions, today announced a major technology advancement with the industry's first 3.125 Gb/s serializer/deserializer (SERDES See serializer/deserializer. ) core, a critical element in the development of high-speed networking applications. The Marvell 3.125 Gb/s core represents the world's first implementation of SERDES technology utilizing 0.15 micron CMOS (Complementary Metal Oxide Semiconductor) Pronounced "c-moss." The most widely used integrated circuit design. It is found in almost every electronic product from handheld devices to mainframes. , the most advanced production-ready process technology available today.

Marvell plans to incorporate this advanced SERDES technology in the Company's upcoming high-performance networking solutions addressing the 10 Gigabit Ethernet An Ethernet standard that transmits at 1 Gbps. Used mostly to connect high-end workstations and servers as well as for network backbones, Gigabit Ethernet transmits full duplex from point to point using switches and half duplex in a shared environment (CSMA/CD) using a hub. , SONET/SDH, Infiniband, Fibre Channel, and high-speed serial backplane markets. Each of these high-growth communication market segments requires high-speed SERDES technology as a crucial core building block.

The Marvell 0.15 micron CMOS SERDES core, operating at speeds up to 3.125 Gb/s, achieves extremely low power consumption (under 150 mW) and superior jitter A flicker or fluctuation in a transmission signal or display image. The term is used in several ways, but it always refers to some offset of time and space from the norm. For example, in a network transmission, jitter would be a bit arriving either ahead or behind a standard clock cycle  performance, exceeding the stringent SONET jitter specification. Additionally, for system backplane applications, the 3.125 Gb/s SERDES core has been tested and proven to operate at over 40 inches of FR4 printed circuit board (PCB PCB: see polychlorinated biphenyl.
PCB
 in full polychlorinated biphenyl

Any of a class of highly stable organic compounds prepared by the reaction of chlorine with biphenyl, a two-ring compound.
) trace length.

Marvell's 0.15 micron CMOS process, utilized by the 3.125 Gb/s SERDES core, has been field-proven through the Company's industry-leading Alaska(TM) Quad+ Gigabit Ethernet over copper transceiver. The Marvell Alaska Quad+ device represents the industry's first and only quad-port physical layer (PHY See physical layer and physical. ) solution for the 10/100/1000BASE-T market, and the first to offer on-chip SERDES, providing flexibility in the selection of copper or fiber-optic interfaces on a per port basis. Consisting of over 5 million logic gates, the Alaska Quad+ PHY transceiver with integrated SERDES has been proven in real-world operating environments to run at extremely high clock rates. Novel proprietary design techniques are employed in the development of Marvell's SERDES core to facilitate high levels of integration while maintaining high standards for performance, noise immunity and low Bit Error Rate (BER (1) (Basic Encoding Rules) A set of encoding rules for ASN.1 notation, which is a method for defining data structures. See ASN.1.

(2) (Bit Error Rate) The average number of bits transmitted in error. See BERT.

1.
).

"With Marvell's advanced SERDES technology, we have built a solid foundation for the development of leading-edge communication solutions for 10 Gigabit Ethernet, SONET/SDH, Infiniband, Fibre Channel, and high-speed serial backplane applications," said Weili Dai, Marvell's executive vice president and general manager of the Communications Business Group. "Our 3.125 Gb/s SERDES core is the industry's lowest power solution, providing customers with higher level system integration including incorporating 64 SERDES on a single chip. With this expertise, Marvell is well-positioned to provide our customers with advanced networking solutions incorporating their intellectual property."

About Marvell

Marvell, a technology leader in the development of extreme broadband communications solutions, comprises Marvell Technology Group Marvell (NASDAQ: MRVL) is an American producer of storage, communications and consumer semiconductor products. Their products can be found in a range of applications:
  • Consumer:
 Ltd. (MTGL) and its subsidiaries, Marvell Semiconductor, Inc. (MSI MSI: see integrated circuit.


(1) (MicroSoft Installer) See Windows Installer.

(2) (Medium Scale Integration) Between 100 and 3,000 transistors on a chip. See SSI, LSI, VLSI and ULSI.
), Marvell Asia Pte Ltd. (MAPL MAPL Modular Affordable Product Line
MAPL Mid Atlantic Prep League
MAPL Maximum Allowable Path Loss
MAPL Military Acquisition Position List(ing)
MAPL Master of Advocacy and Political Leadership
), Marvell Japan K.K. (MJKK), and Galileo Technology Group Ltd. (GTGL). On behalf of MTGL, MSI designs, develops and markets integrated circuits utilizing proprietary Communications Mixed-Signal Processing (CMSP CMSP Custom Medical Stock Photo (Chicago, Illinois)
CMSP California Motorcyclist Safety Program
CMSP Certified Mine Safety Professional
CMSP Certified Modeling & Simulation Professional
CMSP Content Management Service Provider
) and digital signal processing See DSP.

Digital Signal Processing - (DSP) Computer manipulation of analog signals (commonly sound or image) which have been converted to digital form (sampled).
 technologies for communications signal processing markets. MAPL is headquartered in Singapore and is responsible for Marvell's production and distribution operations. GTGL develops high-performance communications Internetworking and Switching products for the broadband communications market. As used in this release, the terms "Company" and "Marvell" refer to the entire group of companies. The Company applies its technology to the extreme broadband communications market where its products are used in network access equipment to provide the interface between communications systems and data transmission media. MSI is headquartered at 645 Almanor Ave., Sunnyvale, Calif., 94085; phone: 408/222-2500, fax: 408/328-0120.

Safe Harbor Safe Harbor

1. A legal provision to reduce or eliminate liability as long as good faith is demonstrated.

2. A form of shark repellent implemented by a target company acquiring a business that is so poorly regulated that the target itself is less attractive.
 Statement of Marvell under the Private Securities Litigation Reform Act The Private Securities Litigation Reform Act of 1995 (PSLRA) implemented several significant substantive changes affecting certain cases brought under the federal securities laws, including changes related to pleading, discovery, liability, class representation and awards fees and  of 1995:

This release may contain forward-looking statements based on our current expectations, estimates and projections about our products, our industry, our markets, management's beliefs, and certain assumptions made by us. Words such as "anticipates," "expects," "intends," "plans," "believes," "seeks," "estimates," "may," "will," "should," and variations of these words or similar expressions, are intended to identify forward-looking statements. In addition, any statements that refer to expectations, projections or other characterizations of future events or circumstances, including any underlying assumptions, are forward-looking statements. These statements are not guarantees of future performance and are subject to certain risks, uncertainties and assumptions that are difficult to predict. Therefore, market results may differ materially and adversely from those expressed in any forward-looking statements in this release.

Important risks, uncertainties and assumptions that may cause such a difference for Marvell in connection with the introduction of its 0.15 micron serializer/deserializer (SERDES) core and the Company's final development of related networking products addressing high-speed serial backplane markets include, but are not limited to, the timing, cost and successful completion of technology and product development through volume production; the rate at which our present and future customers and end-users adopt this technology/product; the timing and results of customer-industry qualification and certification of our technology/products; and, the timing, pricing, rescheduling, or cancellation of significant customer orders for products utilizing the 0.15 micron SERDES core.

For other factors that could cause the Company's results to vary from expectations, please see the `Risk Factors' section of Marvell's joint proxy/prospectus on Form S-4 relating to the Company's merger and the Company's Quarterly Report on Form 10-Q Form 10-Q

See 10-Q.
 for the quarter ended Oct. 31, 2000.

We undertake no obligation to revise or update publicly any forward-looking statements for any reason.
COPYRIGHT 2001 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2001, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Geographic Code:5BERM
Date:Feb 12, 2001
Words:889
Previous Article:Configuresoft Hosts International Seminar Series on Security Configuration Management.
Next Article:Aether Announces Availability of ScoutSync, ScoutIT v.3.6 and ScoutExtend.
Topics:



Related Articles
Making Sense Of New Network Chip Technology.(Gigabit Ethernet chipsets)(Technology Information)
Marvell Rapidly Accelerates Deployment of Gigabit Ethernet with World's First and Only Quad-Port DSP Transceiver.
Ser/Des Design Lays Foundation For Datacom Performance.(Company Business and Marketing)
MINDSPEED DEMONSTRATES FEASIBILITY OF XAUI 10 GIGABIT ETHERNET.(10 Gigabit Attachment Unit Interface (XAUI) technology)
Marvell's Alaska X 10 Gigabit Ethernet Transceiver Sets New Industry Standard with Unparalleled Jitter Performance and the Lowest Power.
PMC-SIERRA INTROS FIRST MERCHANT GIGABIT ETHERNET MAPPING DEVICE FOR SONET/SDH TRANSPORT NETWORKS.(PM5397 Arrow-2xGE)(Product Announcement)
Marvell Announces Complete Physical Layer Solutions for 10 Gigabit Ethernet Systems with Agilent Technologies.
PMC-Sierra announces 10 Gigabit Ethernet and 10 Gigabit Fibre Channel transceiver.(PMC-Sierra PM8358 QuadPHY 10GX )
Xilinx announces free configurable PCS reference design for use with Virtex-II pro platform FPGAS.(Brief Article)
Xilinx and AMIRIX announce MultiBERT reference design for serial backplane validation.

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles