MIPS Technologies Offers Industry's Highest Performing 32-Bit Cores For General Availability and Licensing.Business Editors/High-Tech Writers MOUNTAIN VIEW, Calif.--(BUSINESS WIRE)--April 5, 2004 Customers Already Leveraging the MIPS (Million Instructions Per Second) The execution speed of a computer. For example, .5 MIPS is 500,000 instructions per second; 100 MIPS is a hundred million instructions per second. 32(R) 24K(TM) Core Family For Next-Generation Wireless, Consumer, Automotive and Office Applications MIPS Technologies (MIPS Technologies, Inc., Mountain View, CA, www.mips.com) Founded in 1984 as MIPS Computer Systems Inc., the company merged with SGI in 1992 and spun off as an independent entity once again in 2000. , Inc. (Nasdaq:MIPS) today announced that the highest performing 32-bit synthesizable processor core family in the embedded market Refers to custom-designed, computer-based devices and applications that perform a fixed set of tasks. It may refer to cellphones and other handhelds, network appliances (routers, access points, modems) and myriad consumer electronics products. has been released for general availability and licensing by OEMs and semiconductor companies. To date, the MIPS32(R) 24K(TM) core family has experienced the fastest early rate of licensing of any MIPS Technologies' core in the company's history. The product family is targeted at high-volume market applications such as broadband access See broadband and wireless broadband. , wireless, networking, digital television and office automation. Silicon based upon customer implementations of the 24K family is expected to enter the market by the end of calendar year 2004. The 550 MHz (MegaHertZ) One million cycles per second. It is used to measure the transmission speed of electronic devices, including channels, buses and the computer's internal clock. A one-megahertz clock (1 MHz) means some number of bits (16, 32, 64, etc. 24K family is ideally suited for performance-hungry applications and cost-sensitive markets, and offers 1.44 Dhrystone MIPS/MHz performance in a core area of less than 3.0 mm(2), along with a wide range of configurable features. At the same time, it offers SOC designers broad tool and software support that minimizes development time, risk and cost. Development support includes tailored, front-to-back-end design methodologies and a standard, Open Core Protocol (OCP (processor) OCP - Order Code Processor. ) interconnect structure. The core family also was designed to be implemented using standard high-performance libraries and on-chip memories from industry-leading companies. "Since we introduced the 24K microarchitecture just a few quarters ago, we have seen extraordinary interest and demand for the first products," said John Bourgoin, president and CEO (1) (Chief Executive Officer) The highest individual in command of an organization. Typically the president of the company, the CEO reports to the Chairman of the Board. of MIPS Technologies. "The combination of high performance in a flexible, synthesizable core coupled with a low system cost point is clearly appealing. We also are pleased with the growing list of leading third parties within the MIPS ecosystem that are optimizing their product offerings for SOC designers and software developers using the 24K core family." "Performance-driven, cost-sensitive applications will benefit significantly from high performance products such as the 24K core family. It offers SOC designers the headroom needed to create competitive and differentiated products, while giving them the tools to get to market with speed, ease and efficiency," said Tony Massimini, chief technologist at market research firm Semico Research. Performance Headroom The 24K cores are ideal for engineers who need to keep costs down while adding more features and functionality to next-generation SOCs. High-performance, programmable processors give a design more headroom so that future upgrades can be implemented in software. The 24K cores also offer the features and flexibility to meet the needs of today's most demanding applications. For example: -- Automotive Telematics systems, which provide multi-function features such as car navigational systems, satellite radio and DVD players, often require multi-OS environments running simultaneous, real-time applications. The 24K family delivers the high performance and programmable features that meet these needs and those of next-generation systems, such as Internet browsing. -- Broadband service providers are targeting higher-speed and value-add services such as improved network security, voice-over-IP (VoIP) and video-on-demand, which require higher processing performance and system optimization. In WiFi networking, higher data rates and new features are routinely implemented before standards are solidified, so high performance and flexible microprocessors are required. The 24K family offers superior performance for higher data rate services, flexible solutions for changing standards, and customizable CorExtend(TM) instructions to enable highly differentiable dif·fer·en·tia·ble adj. 1. That can be differentiated: differentiable species. 2. Mathematics Possessing a derivative. , low-cost solutions. -- DVD DVD: see digital versatile disc. DVD in full digital video disc or digital versatile disc Type of optical disc. The DVD represents the second generation of compact-disc (CD) technology. systems require uncompromised performance at an attractive price point to run high-impact applications and system level services such as audio jukebox, digital photo archive, digital TV reception, DVD recording/navigation stacks, digital rights management systems, and multi-format audio video playback and record. The 24K family offers an OCP interface for fast SOC integration, fine grain clock gating to reduce power consumption, and the CorExtend capability and architectural enhancements to maximize system performance and resources. -- Set-Top Boxes and Interactive Digital TVs are required to perform more and more functions simultaneously, support ever-changing standards, offer security features, and run Java. The 24K family has the performance headroom to offer field-upgradeability and accommodate new standards, and was designed to power through Java, graphics and demanding applications with features such as an ultrafast multiply, floating point support and the CorExtend capability. Key Features The number one feature of the 24K family is high performance. To yield high frequency, the 24K family is based on an 8-stage pipeline. A full cycle is allocated to the instruction and data cache access to enable performance scalability across a wide range of technologies. Sophisticated hardware branch prediction In CPU instruction execution, predicting the outcome of a branch so that those instructions may be executed in parallel with the current instructions. If the CPU guesses the wrong branch, it will take extra machine cycles to go back and execute the correct one; however, on average, if the is present to keep the pipeline supplied with instructions. The memory subsystem was designed with high performance in mind. Four load misses may be outstanding and are processed by a 64-bit connection to the OCP interface standard. The 24K core interface is standardized on OCP on-chip interconnect technology defined by the Open Core Protocol International Partnership (OCP-IP). Designers who choose to utilize OCP can build their cores independent of specific bus protocols and easily reuse OCP-compliant cores across multiple SOC designs, thus reducing development time and lowering risk and costs. They also can take advantage of MIPS Technologies' SOC-it(TM) system-level controller optimized for OCP. The SOC-it OCP controller provides a tightly coupled See tight coupling. memory controller and includes a bridge to other on-chip system buses, thus reducing subsystem memory latency In computing, memory latency is the time between initiating a request for a byte or word in memory until it is retrieved. If the data is not in the processor's cache, it takes longer to obtain them, as the processor will have to communicate with the external memory cells. and increasing system throughput. Specifications: Process 0.13-micron Frequency 400-550 MHz (worst case) Performance 576-792 Dhrystone MIPS Core size less than 3.0 mm(2) for a 24Kc(TM) core All four cores in the 24K family include Release 2 features of the MIPS32 architecture, such as enhanced bit-field manipulation and reduced interrupt latency The time it takes to service an interrupt. It becomes a critical factor when servicing real time functions such as a communications line. See UART overrun. . Support for the MIPS16e(TM) code compression extension is standard. Because the product family is synthesizable and highly configurable, users can tune for performance, area or power to optimize the core for their particular design application. For example, they can specify the primary cache (hardware, architecture) primary cache - (L1 cache, level one cache) A small, fast cache memory inside or close to the CPU chip. For example, an Intel 80486 has an eight-kilobyte on-chip cache, and most Pentiums have a 16-KB on-chip level one cache that consists of an 8-KB sizes, style of memory management unit, level of debug To correct a problem in hardware or software. Debugging software means locating the errors in the source code (the program logic). Debugging hardware means finding errors in the circuit design (logical circuits) or in the physical interconnections of the circuits. facilities and amount of clock gating. -- 24Kc core: Base version incorporating an eight stage pipeline that is optimized for high performance. Includes a 32x32 Multiply/Divide Unit and configurable memory management unit with TLB TLB - Translation Look-aside Buffer or fixed mapping. -- 24Kf(TM) core: Includes fully compliant IEEE (Institute of Electrical and Electronics Engineers, New York, www.ieee.org) A membership organization that includes engineers, scientists and students in electronics and allied fields. 754 hardware floating point support at reasonably low cost, requiring less than 1.0 mm(2) of additional area in a 0.13 micron process. -- 24Kc Pro and 24Kf Pro core versions: Offer user defined instructions, featuring the CorExtend capability, to accelerate processing. For example, it facilitates the optimization of a wide number of algorithms for data-plane style processing within a programmable environment. CorExtend technology is fully compatible with the industry-standard MIPS32 architecture, so full tool chain support is maintained. Development Support: The MIPS(R) Ecosystem To minimize the system-level design effort, MIPS Technologies has teamed with a broad range of industry-leading companies to provide customers with the development tools and software they need to quickly bring their MIPS-Based(TM) designs to market. For example: Artisan Components' high-speed SAGE-HS(TM) standard cell libraries were used to help validate the performance of the 24K core family. Cadence Design Systems' Encounter(TM) Reference Methodology is available for customers of the 24K core family and provides customers with a fast, predictable path to high-quality silicon. Green Hills Software recently announced a total software development solution that employs leading-edge compiler technology optimized for the 24K microarchitecture. Mentor Graphics recently announced that the VStation(TM)TBX TBX Textbox TBX T-Box (gene) TBX Term Base eXchange TBX Team-Building Exercise TBX Tactical Ballistic Missile Experiment TBX The Best Mix TBX Thin Line Array TBX Tactical Ballistic Experimental TBX Telebox Accelerator was used to help verify the industry-leading performance of the 24K core family. Also, Mentor announced the availability of its Seamless(R) Hardware/Software Co-Verification solution for the 24K family, which enables designers to validate hardware/software interfaces in a virtual prototype prior to fabrication fabrication (fab´rikā´sh n the construction or making of a restoration. of the design. Microsoft's latest version of Windows CE .NET version 4.2 runs on the 24K core family. A board support package (BSP BSP Bromsulphalein, a dye used in the study of liver function. See also sulfobromophthalein clearance test. ) is available from the MIPS Technologies Website. MIPS Technologies' Software Toolkit combines the popular Free Software Foundation (FSF FSF - Free Software Foundation ) Open Source GNU gnu (n ) or wildebeest (wĭl`dəbēst'), large African antelope, genus Connochaetes. tools with MIPS
Technologies' proprietary runtime libraries that are pre-configured
to many of its popular evaluation boards. The MIPS software development
environment (SDE SDE - Software Development Environment: equivalent to SEE. ) supports the latest features of the 24K core family.
The MIPS SDE-lite package is available for free download from
www.mips.com.MontaVista Software is working with MIPS Technologies to ensure that its MontaVista Linux solution is optimized and tuned for the 24K core family. OCP-IP, the industry association dedicated to making a common standard for IP core interfaces that facilitate "plug and play" SOC design, defined the on-chip interconnect technology that is employed as the native interface for all 24K cores. Synopsys' optimized Galaxy(TM) Design Platform reference flow is available for customers of the 24K core family, which will help customers meet their performance targets quickly. Virage Logic Corporation's high speed, power efficient ASAP (chat) asap - As soon as possible. memory product line was used to demonstrate the 550 MHz performance of the 24K core family. Wind River Systems' VxWorks real-time operating system (operating system) Real-Time Operating System - (RTOS) Any operating system where interrupts are guaranteed to be handled within a certain specified maximum time, thereby making it suitable for control of hardware in embedded systems and other time-critical applications. will provide a foundation that can be extended with Wind River's market specific PLATFORM. About MIPS Technologies MIPS Technologies, Inc. is a leading provider of industry-standard processor architectures and cores for digital consumer and business applications. The company drives the broadest architectural alliance that is delivering 32- and 64-bit embedded RISC RISC in full Reduced Instruction Set Computing Computer architecture that uses a limited number of instructions. RISC became popular in microprocessors in the 1980s. solutions. The company licenses its intellectual property to semiconductor companies, ASIC (Application Specific Integrated Circuit) Pronounced "a-sick." A chip that is custom designed for a specific application rather than a general-purpose chip such as a microprocessor. developers and system OEMs. MIPS Technologies and its licensees offer the widest range of robust, scalable processors in standard, custom, semi-custom and application-specific products. The company is based in Mountain View, Calif., and can be reached at 650-567-5000 or www.mips.com. MIPS and MIPS32 are registered trademarks in the United States and other countries, and MIPS-Based, MIPS16e, MIPSsim, 24K, 24Kc, 24Kf and SOC-it are trademarks of MIPS Technologies, Inc. All other trademarks referred to herein are the property of their respective owners. This press release contains forward-looking statements. Actual events or results may differ materially. Many factors could cause the actual results to differ materially from those contained in such forward-looking statements, including but not limited to: our products may fail to achieve market acceptance, changes in our research and development expenses, the anticipated benefits of our partnering relationships may be more difficult to achieve than expected, the timing of or delays in customer orders, delays in the design process, the length of MIPS Technologies' sales cycle, MIPS Technologies' ability to develop, introduce and market new products and product enhancements, and the level of demand for semiconductors and end-user products that incorporate semiconductors. With respect to MIPS Technologies, we refer you to the documents filed from time to time with the Securities and Exchange Commission, including its Annual Report on Form 10-K Form 10-K A report required by the SEC from exchange-listed companies that provides for annual disclosure of certain financial information. Form 10-K See 10-K. for the year ended June 30, 2003 and subsequent Forms 10-Q and 8-K. |
|
||||||||||||

)
Printer friendly
Cite/link
Email
Feedback
Reader Opinion