Printer Friendly
The Free Library
22,728,043 articles and books

MENTOR TO SUPPORT MODELS CREATED BY CAE PLUS TOOL.



Mentor Graphics Mentor Graphics, Inc (NASDAQ: MENT) is a US-based multinational corporation dealing in electronic design automation (EDA) for electrical engineering and electronics, as of 2004, ranked third in the EDA industry it helped create.  Corporation (Nasdaq:MENT) and CAE (1) (Computer-Aided Engineering) Software that analyzes designs which have been created in the computer or that have been created elsewhere and entered into the computer.  Plus have signed a strategic alliance that integrates the capabilities of the Mentor Graphics Seamless Co-Verification Environment(TM) (CVE (Common Vulnerabilities and Exposures) A list of information security exposures and vulnerabilities sponsored by US-CERT and maintained by the MITRE Corporation. ) and the CAE Plus ArchGen behavioral design automation tool.

This alliance is part of a broader collaboration with Toshiba Corporation (company) Toshiba Corporation - A Japanese technology manufacturer with 364 subsidiaries worldwide. Toshiba makes and sells electronics for home, office, industry and health care including information and communication systems, electronic components, heavy electrical apparatus, , a leading supplier of processor cores and peripherals. The first result of the partnership will be the availability of the Seamless Processor Support Package for the Toshiba TX49 processor. This new Mentor Graphics offering will speed TX49-based products to market by validating the hardware and software interface before fabrication fabrication (fab´rikā´shn),
n the construction or making of a restoration.
, accelerating software debug To correct a problem in hardware or software. Debugging software means locating the errors in the source code (the program logic). Debugging hardware means finding errors in the circuit design (logical circuits) or in the physical interconnections of the circuits.  and eliminating costly design iterations.

"We identified the importance of co-verification for SOC design and the critical need to provide models for TX System RISC Processors for our customers. However, creating all the models for the series and for every co-verification system on the market is a huge endeavor," said Dr. Kenji Yoshida, senior fellow, Semiconductor Group, Toshiba Corporation. "CAE Plus' model generator integrated with the market-leading Seamless CVE product is the first step to making the process easier and getting the models to our joint customers more quickly."

The new offering enables system-on-chip (SOC) designers to verify functionality with clock accuracy. It also lets them experiment with a variety of architectures by creating, connecting and/or parameterizing processors, caches, buses and peripherals. The resulting pipeline- and clock-accurate model of the CPU CPU
 in full central processing unit

Principal component of a digital computer, composed of a control unit, an instruction-decoding unit, and an arithmetic-logic unit.
 system is then used to evaluate the performance attributes of the proposed hardware architecture in conjunction with application-specific software. Once the optimum system CPU architecture is achieved using ArchGen, a complete PSP (PlayStation Portable) See PlayStation.  for the Seamless CVE product is automatically generated for use in hardware/software co-verification with HDL (Hardware Description Language) A language used to describe the functions of an electronic circuit for documentation, simulation or logic synthesis (or all three). Although many proprietary HDLs have been developed, Verilog and VHDL are the major standards.  models of ASICs.

"Our collaborative development with Mentor Graphics will result in combining CAE Plus' successful modeling and design exploration products with the market-leading hardware/software co-verification environment," said Dr. Prem Jain, president and CEO (1) (Chief Executive Officer) The highest individual in command of an organization. Typically the president of the company, the CEO reports to the Chairman of the Board.  of CAE Plus. "Integrating the Seamless CVE product and the models created using the CAE Plus ArchGen product will result in a breakthrough SOC design and verification environment that our customers need and the industry demands."

About Toshiba

Founded in 1875, Toshiba Corporation is today the world's sixth largest electronics and electrical equipment manufacturer. The company had sales of US $41 billion in fiscal year 1997 (to March 31, 1998) and has over 180,000 employees in more than 55 countries. Toshiba has a long history of technological innovation, reflected in an R&D investment budget of approximately US$2.4 billion in 1997. The company is a world leader in high-technology products, including portable PCs, computer peripherals, semiconductors and liquid crystal displays (LCD). Toshiba's Web site is at www.toshiba.co.jp.

About CAE

CAE Plus is a leading supplier of behavioral design automation tools. CAE Plus' ArchGen synthesizes RTL (Register Transfer Level) A high-level hardware description language (HDL) for defining digital circuits. The circuits are described as a collection of registers, Boolean equations, control logic such as "if-then-else" statements as well as complex event sequences;  models both in C and HDL from a single behavioral source model, dramatically improving RTL design productivity. These RTL models seamlessly integrate with existing IC designs and embedded software design tools, respectively. CAE Plus, Inc. is located at 9130 Jollyville Rd., Suite 340, Austin, TX 78759. Phone: 512/338-0165; fax: 512/338-0192. For more information, visit CAE Plus' Web site at http://www.cae-plus.com, or reach their e-mail at info@ cae-plus.com.

About Mentor Graphics

Mentor Graphics Corporation (Nasdaq:MENT) is a world leader in electronic hardware and software design solutions, providing products and consulting services for the world's largest electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of $468 million and employs approximately 2,500 people worldwide. Company headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com.

For more information, call 503/685-7934.
COPYRIGHT 1999 Worldwide Videotex
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 1999 Gale, Cengage Learning. All rights reserved.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:CAD/CAM Update
Geographic Code:1USA
Date:Apr 1, 1999
Words:618
Previous Article:REBIS RELEASES AUTOPIPE V6.0 ENHANCED PIPE STRESS ANALYSIS.
Next Article:CADENCE AND ZUKEN SIGN PACT FOR HIGH-SPEED PCB DESIGN/ANALYSIS.
Topics:



Related Articles
Linking foundry operations with computer-aided engineering.
Fast & easy flow simulation runs inside 3-D CAD.
SPATIAL AND HKS UNVEIL ACIS-ENABLED "ABAQUS/CAE".
Advanced filing analysis embraces simplicity.
Movin' on up.
SIMMETRIX AWARDED $1.9M FROM NIST ATP FOR SIMULATION TOOLS.
ALTAIR DONATES $1.5 MIL IN SOFTWARE TO WMU.
PARSOLID HELPS GAMMA TECHNOLOGIES REDUCE DEVELOPMENT TIME.

Terms of use | Copyright © 2014 Farlex, Inc. | Feedback | For webmasters