MENTOR TO SUPPORT MODELS CREATED BY CAE PLUS TOOL.
This alliance is part of a broader collaboration with Toshiba Corporation, a leading supplier of processor cores and peripherals. The first result of the partnership will be the availability of the Seamless Processor Support Package for the Toshiba TX49 processor. This new Mentor Graphics offering will speed TX49-based products to market by validating the hardware and software interface before fabrication, accelerating software debug and eliminating costly design iterations.
"We identified the importance of co-verification for SOC design and the critical need to provide models for TX System RISC Processors for our customers. However, creating all the models for the series and for every co-verification system on the market is a huge endeavor," said Dr. Kenji Yoshida, senior fellow, Semiconductor Group, Toshiba Corporation. "CAE Plus' model generator integrated with the market-leading Seamless CVE product is the first step to making the process easier and getting the models to our joint customers more quickly."
The new offering enables system-on-chip (SOC) designers to verify functionality with clock accuracy. It also lets them experiment with a variety of architectures by creating, connecting and/or parameterizing processors, caches, buses and peripherals. The resulting pipeline- and clock-accurate model of the CPU system is then used to evaluate the performance attributes of the proposed hardware architecture in conjunction with application-specific software. Once the optimum system CPU architecture is achieved using ArchGen, a complete PSP for the Seamless CVE product is automatically generated for use in hardware/software co-verification with HDL models of ASICs.
"Our collaborative development with Mentor Graphics will result in combining CAE Plus' successful modeling and design exploration products with the market-leading hardware/software co-verification environment," said Dr. Prem Jain, president and CEO of CAE Plus. "Integrating the Seamless CVE product and the models created using the CAE Plus ArchGen product will result in a breakthrough SOC design and verification environment that our customers need and the industry demands."
Founded in 1875, Toshiba Corporation is today the world's sixth largest electronics and electrical equipment manufacturer. The company had sales of US $41 billion in fiscal year 1997 (to March 31, 1998) and has over 180,000 employees in more than 55 countries. Toshiba has a long history of technological innovation, reflected in an R&D investment budget of approximately US$2.4 billion in 1997. The company is a world leader in high-technology products, including portable PCs, computer peripherals, semiconductors and liquid crystal displays (LCD). Toshiba's Web site is at www.toshiba.co.jp.
CAE Plus is a leading supplier of behavioral design automation tools. CAE Plus' ArchGen synthesizes RTL models both in C and HDL from a single behavioral source model, dramatically improving RTL design productivity. These RTL models seamlessly integrate with existing IC designs and embedded software design tools, respectively. CAE Plus, Inc. is located at 9130 Jollyville Rd., Suite 340, Austin, TX 78759. Phone: 512/338-0165; fax: 512/338-0192. For more information, visit CAE Plus' Web site at http://www.cae-plus.com, or reach their e-mail at info@ cae-plus.com.
About Mentor Graphics
Mentor Graphics Corporation (Nasdaq:MENT) is a world leader in electronic hardware and software design solutions, providing products and consulting services for the world's largest electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of $468 million and employs approximately 2,500 people worldwide. Company headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com.
For more information, call 503/685-7934.
|Printer friendly Cite/link Email Feedback|
|Date:||Apr 1, 1999|
|Previous Article:||REBIS RELEASES AUTOPIPE V6.0 ENHANCED PIPE STRESS ANALYSIS.|
|Next Article:||CADENCE AND ZUKEN SIGN PACT FOR HIGH-SPEED PCB DESIGN/ANALYSIS.|