Printer Friendly
The Free Library
14,757,922 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Lattice Semiconductor and Aldec Deliver Quality Design Solution.


HENDERSON, Nev. -- Aldec, Inc., a pioneer in mixed-language simulation and advanced design tools for ASIC (Application Specific Integrated Circuit) Pronounced "a-sick." A chip that is custom designed for a specific application rather than a general-purpose chip such as a microprocessor.  and FPGA (Field Programmable Gate Array) A type of gate array that is programmed in the field rather than in a semiconductor fab. Containing up to hundreds of thousands of gates, there are a variety of FPGA architectures on the market.  devices, announced today that Lattice Semiconductor Corporation (Nasdaq:LSCC LSCC Lake-Sumter Community College (Florida)
LSCC Lattice Semiconductor Corporation (stock symbol)
LSCC Lawson State Community College (Alabama) 
) has validated Aldec's Riviera and Active-HDL simulators for use with Lattice devices. Mutual customers can now utilize Aldec's simulators in conjunction with Lattice's ispLEVER(R) 6.0 design environment when implementing Lattice devices.

"Aldec continues to see wide-spread customer interest in the latest Lattice device offerings," stated David Rinehart, vice president of marketing at Aldec. "Lattice's use of our simulator in the validation process of their libraries, including the newest 90nm devices, enables Aldec to fully support designers using the latest Lattice devices."

"The Lattice ispLEVER 6.0 design tool suite includes support for the industry's fastest 90nm FPGAs," said Tim Schnettler, director of design tools marketing at Lattice. "By validating our libraries at the factory using Aldec's simulation technology we are able to provide our mutual customers with a synchronized release and the highest quality support."

The ispLEVER 6.0 programmable logic design tool suite is a complete design environment for all Lattice digital FPGA devices. The addition of Aldec's simulation technology support in ispLEVER 6.0 allows mutual customers to utilize Aldec's HDL (Hardware Description Language) A language used to describe the functions of an electronic circuit for documentation, simulation or logic synthesis (or all three). Although many proprietary HDLs have been developed, Verilog and VHDL are the major standards.  simulation technology as well as co-simulation support for Matlab and Simulink.

About Aldec

Aldec, Inc., a 22-year EDA tool provider, is committed to delivering high-performance, HDL-based design verification software for UNIX UNIX

Operating system for digital computers, developed by Ken Thompson of Bell Laboratories in 1969. It was initially designed for a single user (the name was a pun on the earlier operating system Multics).
(R), Linux(R) and Windows(R) platforms. Aldec is dedicated and responsive to serving its customers' needs with its offices located around the globe. Continuous innovation, superior product quality and a total commitment to customer service comprise the foundation of Aldec's strategic objectives. Additional information about Aldec is available at http://www.aldec.com.

About Lattice Semiconductor

Lattice Semiconductor Corporation provides the industry's broadest range of Field Programmable Gate Arrays (FPGA) and Programmable Logic Devices (PLD), including Field Programmable System Chips (FPSC FPSC Florida Public Service Commission
FPSC Financial Planners Standards Council (Canada)
FPSC Field Programmable System Chip (Lucent Technologies)
FPSC Fundación Promoción Social de la Cultura
), Complex Programmable Logic Devices (CPLD (Complex PLD) A programmable logic device that is made up of several simple PLDs (SPLDs) with a programmable switching matrix in between the logic blocks. CPLDs typically use EEPROM, flash memory or SRAM to hold the logic design interconnections. See PLD and SPLD. ), Programmable Mixed-Signal Products (ispPAC(R)) and Programmable Digital Interconnect Devices (ispGDX(R)). Lattice also offers industry leading SERDES See serializer/deserializer.  products.

For more information about Lattice Semiconductor Corporation, visit http://www.latticesemi.com.

Active-HDL is a trademark of Aldec, Inc. All other trademarks or registered trademarks are property of their respective owners.
COPYRIGHT 2006 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2006, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Comment:Lattice Semiconductor and Aldec Deliver Quality Design Solution.
Publication:Business Wire
Geographic Code:1USA
Date:May 15, 2006
Words:369
Previous Article:Petabyte-Scale IP Storage System to Be Built for Human Speechome Project at the MIT Media Lab; Bell Microproducts, Marvell, Seagate and Zetera...
Next Article:Fitch Rates Louisville/Jefferson Co Sewer District, KY's $100MM Swr Revs 'A+'.
Topics:



Related Articles
Cypress Taps Aldec for Full Timing Simulation in Warp2 Software; Finite State Machine Editor Also Added to Popular $99 Package.
Cypress Extends Aldec Support to Next-generation Warp Software; Added Functionality To Include HDL Graphical Design Entry and Full Behavioral...
QuickLogic Partners With Aldec to Provide Advanced VHDL Simulation.
Aldec's Design Flow Manager Customized for QuickLogic Devices; Provides Users With a Powerful Development Platform for Managing QuickLogic Designs.
Synplicity and Lattice Semiconductor Expand Strategic Relationship; Companies Extend Their Multi-Year OEM Agreement.
Lattice and Synplicity Ink Development and Marketing Agreement; - Synplify Pro synthesis performance enhancements for new Lattice FPGA devices...
Lattice Semiconductor and Synplicity Clarify Terms of Development and Marketing Agreement.
Fujitsu and Lattice Strengthen Partnership; Companies Sign Distribution Agreement to Market Lattice FPGA/PLD Products in Japan.
Aldec and Actel Deliver Co-verification Solution for ARM-based FPGA Design.
Aldec Delivers Prototyping Solution for Actel RTAX-S Space FPGA Designs.

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles