Printer Friendly
The Free Library
14,574,118 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

IEEE Recognizes Mentor Graphics' Dennis Brophy and Dave Rich for Contributions to SystemVerilog Standard.


WILSONVILLE, Ore. -- Mentor Graphics Mentor Graphics, Inc (NASDAQ: MENT) is a US-based multinational corporation dealing in electronic design automation (EDA) for electrical engineering and electronics, as of 2004, ranked third in the EDA industry it helped create.  Corporation (Nasdaq:MENT) today announced that Dennis Brophy and Dave Rich have received the IEEE (Institute of Electrical and Electronics Engineers, New York, www.ieee.org) A membership organization that includes engineers, scientists and students in electronics and allied fields.  Working Group Chairman's Award for their contributions to the IEEE Std. 1800-2005 "SystemVerilog" standard. The award, which was presented by IEEE 1800 Working Group Chairman Johny Srouji, took place at a ceremony held yesterday in San Jose San Jose, city, United States
San Jose (sănəzā`, săn hōzā`), city (1990 pop. 782,248), seat of Santa Clara co., W central Calif.; founded 1777, inc. 1850.
. Brophy's and Rich's recognition further establishes Mentor Graphics' leadership in SystemVerilog development and adoption since the IEEE 1800 standard is critical for new verification methodologies. The award was given to only seven out of over one hundred individuals who serve on various IEEE committees.

Dave Rich, Mentor Graphics Design Verification and Test Division verification technologist, having served on several IEEE and Accellera technical committees, has expert knowledge of design languages. Rich was involved in the development of Superlog, the predecessor to SystemVerilog. For the IEEE 1800 Working Group, he developed a significant number of technical enhancements, corrections, and clarifications that were incorporated into the newly delivered standard. Rich has been instrumental in reviewing the work across all technical committees for this new SystemVerilog standard.

Dennis Brophy, Mentor Graphics Design Verification and Test Division director of strategic business development and secretary of the IEEE 1800 Working Group, received the IEEE Award for his ability to drive industry-wide consensus with EDA (1) (Electronic Design Automation) Using the computer to design, lay out, verify and simulate the performance of electronic circuits on a chip or printed circuit board.  vendors, system houses, and semiconductor suppliers who participated in the IEEE 1800 initiative. He is also a board member of the IEEE Standards Association The Institute of Electrical and Electronics Engineers Standards Association (IEEE-SA) is a leading developer of global industry standards in a broad-range of industries, including:
  • Power and Energy
  • Biomedical and Healthcare
  • Information Technology
 and its Corporate Advisory Group. He is a major catalyst to fostering the use of the IEEE Corporate Program for EDA standards and has helped forge a strong relationship between the IEEE and Accellera. Brophy is past chairman of Accellera and now serves as Accellera's Vice-Chairman.

"We are indebted to Mentor, Dennis and Dave for contributing to the successful delivery of IEEE Std. 1800-2005," said Johny Srouji, chairman of the SystemVerilog 1800 Working Group and Verilog 1364 Working Group. "Their efforts to establish SystemVerilog as a key design and verification language help engineers deal with more complex design configurations, greater logic functionality, and a higher abstract representation of the design, using fewer lines of register transfer level code."

Mentor Graphics has recognized the importance of SystemVerilog by being the first EDA vendor to fully support this standard. Mentor's recently announced Questa(TM) verification platform supports the new IEEE 1800 standard by providing design and testbench constructs, assertions,and the Direct Programming Interface (DPI (Dots Per Inch) The measurement of the resolution of display and printing systems. A typical CRT screen provides 96 dpi, which provides 9,216 dots per square inch (96x96). Flat panel displays from 110 to 200 dpi have also been developed. ) within a single-kernel solution. SystemVerilog is supported by a broad range of Mentor products, such as ModelSim(R), ADVance(TM) MS, VStation(TM) TBX TBX Textbox
TBX T-Box (gene)
TBX Term Base eXchange
TBX Team-Building Exercise
TBX Tactical Ballistic Missile Experiment
TBX The Best Mix
TBX Thin Line Array
TBX Tactical Ballistic Experimental
TBX Telebox
 and Precision(R) RTL (Register Transfer Level) A high-level hardware description language (HDL) for defining digital circuits. The circuits are described as a collection of registers, Boolean equations, control logic such as "if-then-else" statements as well as complex event sequences;  Synthesis.

About the IEEE SystemVerilog 1800 Standard

The IEEE SystemVerilog 1800 standard enables productivity for hardware design, specification, simulation and validation, especially for large-gate-count, IP-based, bus-intensive chips. Based on the SystemVerilog 3.1, a hardware description and verification language (HDVL HDVL Hab Dich Voll Lieb (German) ) from the Accellera, it includes features such as advanced design modeling capabilities, testbench constructs, verification methods using assertion and testbench language, and a richer coupling with other languages such as C/C C/C Center to Center
C/C Combustion Chamber
C/C Command/Control
C/C Crew Chief
C/C cabin cruiser (US DoD)
C/C chief complaint (medical)
C/C Channel-to-Channel
C/C Communication and Collaboration
++. This unified standard gives the electronic design, semiconductor and system design communities a way to make design, simulation, validation and assertion-based verification work flows more efficiently. IEEE Std. 1800-2005 is available now for purchase from "ShopIEEE" at http://shop.ieee.org/ieeestore/.

About Mentor Graphics

Mentor Graphics Corporation (Nasdaq:MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world's most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of about $700 million and employs approximately 3,950 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon Wilsonville is a city in Clackamas County, Oregon, United States. The population was 13,991 at the 2000 census, and as of 2005 was estimated to be 16,510.[1] Geography
Wilsonville is located at  (45.306805, -122.
 97070-7777; Silicon Valley headquarters are located at 1001 Ridder Park Drive, San Jose, California San Jose (IPA: /ˌsænhoʊˈzeɪ/) is the third-largest city in California, and the tenth-largest in the United States. It is the county seat of Santa Clara County.  95131-2314. World Wide Web site: http://www.mentor.com/.

Mentor Graphics, ModelSim and Precision are registered trademarks and Questa, ADvance, and VStation are trademarks of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.
COPYRIGHT 2006 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2006, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Geographic Code:1USA
Date:Jan 20, 2006
Words:672
Previous Article:Point Therapeutics To Host Webcast On January 31, 2006 Webcast To Present Phase 3 NSCLC Program and Clinical Update.
Next Article:Major Guidelines for Managing Thyroid Cancer Published in Thyroid Journal.
Topics:



Related Articles
Synopsys Donates Key Verification Technologies to Accellera's SystemVerilog 3.1 Standard.
Accellera Elects New Officers; Dennis Brophy Continues as Chair, Shrenik Mehta Elected Vice Chair.
SystemVerilog NOW! Technical Seminars to Be Offered across North America.
Kluwer Publishes SystemVerilog for Design, a Guide to Using SystemVerilog for Hardware Design and Modeling.
Mentor Graphics Becomes Corporate Member of IEEE-SA, Appointed to Standards Review Committee.
Verific ships first commercially available SystemVerilog parser.(Verific Design Automation)
Mentor Graphics Donation of SystemVerilog Assertion Version of Open Verification Library Accepted by Accellera.
IEEE Recognizes Cadence Leadership and Contributions to IEEE 1800 SystemVerilog Standard; Nine Cadence Technologists Receive IEEE Awards for...
Mentor Graphics Questa Vanguard Program Drives Expansion of SystemVerilog Ecosystem; Third-Party Verification IP Qualified with Questa.(Company...
Mentor Graphics Participates in Panels at DVCon.

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles