Printer Friendly
The Free Library
14,505,807 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

IEEE Recognizes Cadence Leadership and Contributions to IEEE 1800 SystemVerilog Standard; Nine Cadence Technologists Receive IEEE Awards for Contributions to SystemVerilog Development.


SAN JOSE San Jose, city, United States
San Jose (sănəzā`, săn hōzā`), city (1990 pop. 782,248), seat of Santa Clara co., W central Calif.; founded 1777, inc. 1850.
, Calif. -- Cadence Design Systems (company) Cadence Design Systems - A company that sells electronic design automation software and services.

http://cadence.com/.

See also Verilog.
, Inc. (NASDAQ NASDAQ
 in full National Association of Securities Dealers Automated Quotations

U.S. market for over-the-counter securities. Established in 1971 by the National Association of Securities Dealers (NASD), NASDAQ is an automated quotation system that reports on
:CDNS CDNS Cadence Design Systems, Inc (stock symbol)
CDNS Climatological Data National Summary
CDNS Command Data Network System
CDNS Customer and Data Network Services (Sprint) 
) announced that the IEEE (Institute of Electrical and Electronics Engineers, New York, www.ieee.org) A membership organization that includes engineers, scientists and students in electronics and allied fields.  has recognized Cadence(R) for its leadership and contributions to the IEEE 1800 SystemVerilog standard. Nine Cadence technologists received awards for a wide range of improvements during the development of the SystemVerilog standard.

The Chairman's Award went to Vassilios Gerousis and Francoise Martinolle. Gerousis was recognized for architecting the combination of HVL HVL,
n See half-value layer.


HVL

half-value layer.
 and HDL (Hardware Description Language) A language used to describe the functions of an electronic circuit for documentation, simulation or logic synthesis (or all three). Although many proprietary HDLs have been developed, Verilog and VHDL are the major standards.  and driving it from conception to reality. Martinolle was recognized as one of the SystemVerilog champions leading the resolution of many issues among the various technical committees. Certificates of Recognition were awarded to Victor Berman, Charles Dawson, Steven Dovich, Jay Lawrence, Kathy McKinley, Steven Sharp and Jim Vellenga, who chaired or served on several special task forces and committees.

"The IEEE 1800 SystemVerilog Working Group is pleased to recognize Cadence leadership and contributions," said Johny Srouji, chair of the IEEE 1800 SystemVerilog Working Group. "The quality of the SystemVerilog language was significantly improved by Cadence's work and experience delivering standards."

"We at Cadence are very gratified grat·i·fy  
tr.v. grat·i·fied, grat·i·fy·ing, grat·i·fies
1. To please or satisfy: His achievement gratified his father. See Synonyms at please.

2.
 to have the opportunity to work with and contribute to the IEEE 1800 standard," said Ted Vucurevich, senior vice president and chief technology officer at Cadence. "This activity -- as well as our work with the IEEE p1647 e, IEEE 1666 SystemC, IEEE 1364 Verilog, and IEEE 1076 standards committees -- is invaluable to the interoperability that speeds products from plan to closure throughout the electronics industry."

About Cadence

Cadence enables global electronic-design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, printed-circuit boards and systems used in consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2005 revenues of approximately $1.3 billion, and has approximately 5,000 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

Cadence and the Cadence logo are registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.
COPYRIGHT 2006 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2006, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Comment:IEEE Recognizes Cadence Leadership and Contributions to IEEE 1800 SystemVerilog Standard; Nine Cadence Technologists Receive IEEE Awards for Contributions to SystemVerilog Development.
Publication:Business Wire
Geographic Code:1USA
Date:Mar 14, 2006
Words:367
Previous Article:Romanian Service Provider Euroweb Upgrades Network With Juniper Networks Routing Platforms; Juniper Networks M-series Multiservice Routing Platforms...
Next Article:Verdiem Names Kevin Klustner as President & CEO; Former WRQ Chief Operating Officer to Succeed Steven L. Sperry Who Is Retiring.
Topics:



Related Articles
Affirma NC Verilog Simulator Achieves 80 Percent Sales Growth and New Level of ASIC Sign Off; Momentum Gives Cadence Leadership in Verification.
Cadence Solves VHDL IP Protection and Distribution Issues for SOC Design With New VHDL Model Packager.
Cadence Receives Prestigious IEEE Award for Industry Leadership in Innovation.
Cadence Enables Open Interoperability for Next-Generation IEEE Verilog.
Cadence Embraces SystemVerilog; Standards Veteran Victor Berman Named to Drive Unification of Language Standards Process.
Verific ships first commercially available SystemVerilog parser.(Verific Design Automation)
Pioneering Technologists to Keynote 42nd Design Automation Conference with Emphasis on Continued Innovation.
Cadence Backs User Demand for Accelerating IEEE P1647 e Standardization; Working Group Completes Technical Portion of LRM Ahead of Schedule;...
IEEE Recognizes Mentor Graphics' Dennis Brophy and Dave Rich for Contributions to SystemVerilog Standard.
Mentor Graphics Questa Vanguard Program Drives Expansion of SystemVerilog Ecosystem; Third-Party Verification IP Qualified with Questa.(Company...

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles