Printer Friendly
The Free Library
14,758,054 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

ICT boundary scan tool.


The Symphony boundary scan See scan technology.

boundary scan - The use of scan registers to capture state from device input and output pins. IEEE Standard 1149.1-1990 describes the international standard implementation (sometimes called JTAG after the Joint Test Action Group which began the
 tools have been upgraded and are now compatible with all Agilent 3070 in circuit test systems featuring an Ethernet port A socket on a computer or network device for plugging in an Ethernet cable. See WAN port. . Once upgraded, structural tests of the digital portions of units under test can reportedly be conducted via boundary-scan, often with pinpoint diagnostic accuracy.

WHO: JTAG (Joint Test Action Group) An IEEE standard for boundary scan technology. See scan technology.

JTAG - Joint Test Action Group
 Technologies

WEB: jtag.com
COPYRIGHT 2004 UP Media Group, Inc.
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2004, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Title Annotation:Others Of Note
Publication:Printed Circuit Design & Manufacture
Date:Sep 1, 2004
Words:53
Previous Article:Laminator press pads.(Others Of Note)
Next Article:Web-based autorouter.(Others Of Note)



Related Articles
In-circuit test system.(Product Spotlight)(Brief Article)
Information and communication technologies (ICT) in an elementary school: students' engagement in higher order thinking.
ICT Group acquires DPS Data Group.(Happenings)(Brief Article)
JTAG software generation.(Product SPOTLIGHT)
The $250 million mistake.(Talking Heads)(Interview)
The boundary scan infrastructure: a primer on how boundary scan, or JTAG, works.(Virtual Nails)
The basics of boundary scan: this technique permits reuse of test data and cuts costs by eliminating ICT and functional test.(IC Testing)
Design for concept time: next-generation testers perform most of the heavy lifting at the wafer level.(Better Manufacturing)
Reconfigurable PCB tester.(Product PREVIEW)
Low-cost ICT.(Product SPOTLIGHT)

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles