Printer Friendly
The Free Library
14,679,288 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

HDLCon Renamed Design and Verification Conference & Exhibition; Expanded Forum Highlights Design, Verification Languages and Techniques.


Business Editors/High-Tech Writers

DVCon

BOULDER, Colo.--(BUSINESS WIRE)--Oct. 8, 2002

The twelve year old Hardware Description Language (language) Hardware Description Language - (HDL) A kind of language used for the conceptual design of integrated circuits. Examples are VHDL and Verilog.  Conference (HDLCon), the annual conference concentrating on the vital business and technology practices required by systems and semiconductor companies to accelerate design processes and improve chip functionality and performance, today announced it has been renamed to the Design and Verification Conference and Exhibition (DVCon) to emphasize the important role that verification languages and techniques play in the design of electronic systems and integrated circuits Integrated circuits

Miniature electronic circuits produced within and upon a single semiconductor crystal, usually silicon. Integrated circuits range in complexity from simple logic circuits and amplifiers, about 1/20 in. (1.
. The expanded focus comes as the need for efficient design and verification languages have become extremely critical to semiconductor designs, advancing the growing popularity of assertion-centric verification. Accellera, an electronics industry organization driving the development of language-based standards for electronic design, will continue to sponsor the conference.

"The new conference name, DVCon, is both necessary and appropriate," said Frank Weiler, General Chair, DVCon 2003. "It opens the conference to include verification languages, as well as hardware description languages and software implementations, and is now a more comprehensive forum to fully explore language solutions to both implement and verify hardware virtual prototypes, one of the key requirements for successful silicon implementation."

DVCon will be held February 24-26, 2003 in San Jose San Jose, city, United States
San Jose (sănəzā`, săn hōzā`), city (1990 pop. 782,248), seat of Santa Clara co., W central Calif.; founded 1777, inc. 1850.
, CA and proposals for technical papers, tutorials and panel sessions are currently being accepted. The deadline of the paper submission is October 15. For further information visit www.dvcon.org

About DVCON

DVCon (formerly called HDLCon) is the premier conference on the usage of Hardware Description Languages (HDLs), and Hardware Verification Languages A Hardware Verification Language, or HVL, is a programming language used to verify the designs of electronic circuits written in a hardware description language. HVLs typically include features of a high-level programming language like C++ or Java as well as features for  (HVLs) for the design and verification of electronic systems and integrated circuits. The focus of the conference is on specialized languages such as VHDL (VHSIC Hardware Description Language) A hardware description language (HDL) used to design electronic systems at the component, board and system level. VHDL allows models to be developed at a very high level of abstraction. , Verilog, SystemVerilog, SystemC, SUPERLOG, e and VERA VERA Virtual Entity of Relevant Acronyms
VERA Virtual Electronic Resource Access
VERA Vienna Environmental Research Accelerator
VERA Verzeichnis Edv-Relevanter Akronyme (German: Virtual Entity of Relevant Acronyms; website) 
, as well as general-purpose languages such as C, and C++. Conference attendees are primarily designers of electronic systems, ASICs and FPGAs, as well as those involved in the research, development and application of Electronic Design Automation (EDA (1) (Electronic Design Automation) Using the computer to design, lay out, verify and simulate the performance of electronic circuits on a chip or printed circuit board. ) tools.

About Accellera

Accellera is an electronics industry organization that drives the worldwide development and use of standards required by systems, semiconductor and design tool companies that enhance a language-based design automation process. This includes support of technical groups involved with developing standards for IEEE (Institute of Electrical and Electronics Engineers, New York, www.ieee.org) A membership organization that includes engineers, scientists and students in electronics and allied fields.  1364 or Verilog HDL (Hardware Description Language) A language used to describe the functions of an electronic circuit for documentation, simulation or logic synthesis (or all three). Although many proprietary HDLs have been developed, Verilog and VHDL are the major standards.  and IEEE 1076 or VHDL. For more information visit www.accellera.org.

Note to Editors: The information supplied by DVCon is believed to be accurate and reliable, and DVCon assumes no responsibility for any errors that may appear in this document. All trademarks and registered trademarks are the property of their respective owners.
COPYRIGHT 2002 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2002, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Oct 8, 2002
Words:425
Previous Article:Dantz Software Chosen by Maxtor for New Line of External Hard Drives; Push of a Button Simplifies Data Protection.
Next Article:Toshiba's New Satellite 5205-S503 Notebook PC Unites Performance and Flexibility; Toshiba Style Bay Adds Flexibility And Multimedia Capabilities In...



Related Articles
ADVISORY/Tutorial On SUPERLOG Design Language to be Taught During HDLCon 2001 February 28.
ADVISORY/Accellera's HDL Conference Offers Panel on Language Interoperability for HW/SW System Design, March 2 at Santa Clara, Calif. Marriott Hotel.
REMINDER/Accellera's HDL Conference Offers Panel on Language Interoperability for HW/SW System Design, March 2 at Santa Clara, Calif. Marriott Hotel.
IBM PROPERTY SPECIFICATION LANGUAGE SELECTED AS NEW EDA STANDARD.
Accellera's HDLCon 2002 Attendance Increases 30%, Proceedings Available; Language-based Electronic Design Conference Attracts Over 600 Attendees,...
Qualis' Bergeron Releases Second Edition of ''Writing Testbenches'' Text.
Verplex's Harry Foster to Debate Mixing Verilog and Assertions, Will Teach Specification Language Tutorial at DVCon this Week.
Novas enhances debug technology platform.(Debussy Debug System and Verdi Behavior-Based Debug System)
Reminder: DVCon 2005 Paper, Panel and Tutorial Proposals due Monday, September 27.
DVCon 2007 - Don't Miss It!

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles