Genesys Logic First to Market with PCI Express 4-lane 10Gbps PIPE PHY Chips.SAN JOSE, Calif. -- Genesys Logic, Inc. (GLI GLI Glider GLI Greater Louisville Inc. (Metro Chamber of Commerce in Louisville, KY) GLI Global Imager GLI Great Lakes Invitational (college hockey tournament) GLI Great Lakes Water Quality Initiative ) the high speed I/O (Input/Output) The transfer of data between the CPU and a peripheral device. Every transfer is an output from one device and an input to another. See PC input/output. I/O - Input/Output communications specialist, today announced full production and availability of its PCI Express GigaCourier(TM) GL9714 integrated circuit (IC). The device provides PCB PCB: see polychlorinated biphenyl. PCB in full polychlorinated biphenyl Any of a class of highly stable organic compounds prepared by the reaction of chlorine with biphenyl, a two-ring compound. developers, for the first time, with an access speed of 10Gbps for various configurations of PIPE interfaces, including 250MHz/8-bit SDR See software defined radio. and 125MHz/8-bit DDR PIPE. "The impact is profound," said Jerry Chen, Director of Marketing at Genesys Logic America. "For the first time the industry now has a 100% PCIe compliant 4-lane 10Gb/s PHY device. The GL9714 is an ideal solution for bandwidth-hungry FPGA (Field Programmable Gate Array) A type of gate array that is programmed in the field rather than in a semiconductor fab. Containing up to hundreds of thousands of gates, there are a variety of FPGA architectures on the market. applications, and designers no longer have compatibility issues." GL9714 is supported by industry leaders worldwide. Zuken, a pioneer solutions company in Japan, successfully conducted the inter-operability tests between its advanced PCI Express x4 core logic and GL9714 earlier this year. The intended application was able to fully utilize GL9714's 10Gbps connection bandwidth to the host PC. DDR PIPE design greatly enhances the usability of 4-lane PIPE PHY in FPGA designs. Running at 125MHz DDR for the 8-bit per lane interface, the design of GL9714 eases off the 250MHz high speed concern for most FPGA applications. GL9714 is available immediately in LFBGA LFBGA Low-Profile Fine-Pitch Ball-Grid Array LFBGA Low Profile Fine Pitch Bga LFBGA Leadless Fine Pitch Bga 233 package format. Power consumption is in the 700mW range, with all 4 lanes running. For sales information, please contact sales@genesysamerica.com. GL9714 and the formerly announced GL9711 1-lane version, fully comply with both the PCI Express(TM) Base Specification Revision 1.0a and the PHY Interface for the PCI Express (PIPE) Architecture version 1.0 from Intel. Concatenation of GL9714 works well for 8/16/32 lanes configuration to meet the demand of various bandwidth requirements for networking, graphics, storage, and other high-speed applications. About Genesys Logic Founded in 1997, Genesys Logic, Inc. develops system controller ICs and interface controller ICs for high-speed I/O applications, such as USB USB in full Universal Serial Bus Type of serial bus that allows peripheral devices (disks, modems, printers, digitizers, data gloves, etc.) to be easily connected to a computer. , IEEE (Institute of Electrical and Electronics Engineers, New York, www.ieee.org) A membership organization that includes engineers, scientists and students in electronics and allied fields. 1394, etc. As a leader and a pioneer in the USB 2.0 market, the company receives the most USB 2.0 certifications among the worldwide manufacturers, and has sold more than 150 million chips in its history. Through innovative custom design methodology, Genesys Logic meets its customer's requirements, delivering on its promise of, "Your Imagination, Our Creation." Genesys Logic America, Inc. is located at 2860 Zanker Road, Suite 102, San Jose, CA 95134, USA and can be contacted at 1-408-435-8899. |
|
||||||||||||||
Printer friendly
Cite/link
Email
Feedback
Reader Opinion