Printer Friendly
The Free Library
19,607,050 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Fujitsu and Synopsys Launch SoC Design Consulting Service.


Business Editors/High-Tech Writers

TOKYO, Japan and MOUNTAIN VIEW, Calif.--(BUSINESS WIRE)--Sept. 29, 2003

Integrated Support from Logic Design through Physical Synthesis

Helps Customers Improve Quality and Reduce Design Cycles

Fujitsu Limited, Japan's largest ASIC (Application Specific Integrated Circuit) Pronounced "a-sick." A chip that is custom designed for a specific application rather than a general-purpose chip such as a microprocessor.  vendor, and Synopsys, Inc. (Nasdaq:SNPS SNPS Space Nuclear Power System ), the world leader in semiconductor design software, today announced a new design consulting service Noun 1. consulting service - service provided by a professional advisor (e.g., a lawyer or doctor or CPA etc.)
service - work done by one person or group that benefits another; "budget separately for goods and services"
 to help system-on-chip (SoC) designers improve the quality of designs, and thereby reduce design cycles. The companies' joint SoC design consulting service brings together Synopsys' consulting expertise in logic and physical synthesis with Fujitsu's expertise in leading-edge physical design technologies. This combination provides integrated support for customers' design processes, from the SoC specification through logic and physical synthesis to the physical design implementation stage. The service is currently available in Japan and will gradually be expanded to other markets throughout the world.

The consulting service aims to help customers eliminate unwanted design iterations by creating a concurrent logical and physical design flow using register transfer level (RTL (Register Transfer Level) A high-level hardware description language (HDL) for defining digital circuits. The circuits are described as a collection of registers, Boolean equations, control logic such as "if-then-else" statements as well as complex event sequences; ), netlist, and placed-gates interfaces. This advanced engagement model gives mutual customers the ability to address key issues involving both logical and physical design from the early design planning stage, enabling a more predictable design flow that yields higher quality end-results and reduces the risk of failure inherent in many of today's high-speed, large-scale SoC designs.

As part of the service, Synopsys contributes its fundamental skills in front-end design, functional verification Functional verification, in electronic design automation, is the task of verifying that the logic design conforms to specification. In everyday terms, functional verification attempts to answer the question "Does this proposed design do what is intended?" This is a complex task,  and physical synthesis, including the application of Physical Compiler compiler

Computer software that translates (compiles) source code written in a high-level language (e.g., C++) into a set of machine-language instructions that can be understood by a digital computer's CPU.
(R), to help ensure that customers' designs meet specified goals for area, timing and power. Fujitsu brings its leading-edge physical design skills such as chip image planning (floorplan) technology for early detection and control of potential back-end design problems, which are built upon its deep expertise in implementing 10-million-gate-plus SoCs. In addition, the companies have expanded the scope of their collaborative services to support customers designing from RTL to placed-gates, providing the appropriate level of assistance to meet each customers' particular project needs.

Yoji Hino, general manager of the ASIC, Network and Communication Products Division at Fujitsu Limited said, "This new consulting service collaboration with Synopsys allows us to start our design support with physical aspects from the earliest stage, an important advantage that sets us apart from other solution service providers. The resulting improvements in design estimation quality and problem prevention that we can deliver to customers, in turn, helps boost their competitive advantage by enabling them to develop chips with minimal design iterations."

"Synopsys and Fujitsu are committed to helping customers fully realize the latest advantages that our EDA (1) (Electronic Design Automation) Using the computer to design, lay out, verify and simulate the performance of electronic circuits on a chip or printed circuit board.  and deep submicron ASIC technologies offer," said John Chilton John James Chilton (born 16 July 1932 in London, England) is a British jazz trumpeter and writer. During the 1960s he also worked with pop bands, including the Swinging Blue Jeans. , senior vice president and general manager of the Solutions Group at Synopsys. "Working with customers to support their RTL or placed-gates handoff Switching a cellular phone transmission from one cell to another as a mobile user moves into a new cellular area. The switch takes place in about a quarter of a second so that the caller is generally unaware of it.  through a proven physical synthesis flow means we can help them avoid the multiple iterations that can occur between the logical and physical stages to close timing -- iterations that can add weeks or months to a design cycle."

Employing the new SoC design consulting service on an early-adopter basis, the High-Reliability Components Corporation has already seen impressive benefits.

"We supply advanced high-quality aerospace system parts to our customers. Enlisting the expert design services of Synopsys and Fujitsu, we were able to get our design to tapeout more quickly by avoiding the timing convergence problems In the analytic theory of continued fractions, the convergence problem is the determination of conditions on the partial numerators ai and partial denominators bi  encountered with a traditional netlist handoff," said Yoshihisa Tsuchiya, senior engineer, Engineering Department High-Reliability Components Corporation. "Working as a team, we were confident that our design constraints CONSTRAINTS - A language for solving constraints using value inference.

["CONSTRAINTS: A Language for Expressing Almost-Hierarchical Descriptions", G.J. Sussman et al, Artif Intell 14(1):1-39 (Aug 1980)].
 were preserved from the front end of the design cycle all the way to a layout-proven netlist. We were able to meet our performance objectives without sacrificing the predictability of our tapeout schedule."

About Fujitsu

Fujitsu is a leading provider of customer-focused IT and communications solutions for the global marketplace. Pace-setting technologies, highly reliable computing computing - computer  and telecommunications platforms, and a worldwide corps of systems and services experts uniquely position Fujitsu to deliver comprehensive solutions that open up infinite possibilities for its customers' success. Headquartered in Tokyo, Fujitsu Limited (TSE See Tokyo Stock Exchange.

TSE

1. See Tokyo Stock Exchange (TSE).

2. See Toronto Stock Exchange (TSE).
:6702) reported consolidated revenues of 4.6 trillion yen (US$38 billion) for the fiscal year ended March 31, 2003. For more information, please see: www.fujitsu.com.

About Synopsys

Synopsys, Inc. (Nasdaq:SNPS) is the world leader in electronic design automation (EDA) software for semiconductor design. The company delivers technology-leading semiconductor design and verification platforms to the global electronics market, enabling the development of complex systems-on-chips (SoCs). Synopsys also provides intellectual property and design services to simplify the design process and accelerate time-to-market for its customers. Synopsys is headquartered in Mountain View, California For the census-designated place, see Mountain View, Contra Costa County, California. For other places called "Mountain View", see .
Mountain View is a city in Santa Clara County, in the U.S. state of California. The city gets its name from the views of the Santa Cruz Mountains.
 and has offices in more than 60 locations throughout North America North America, third largest continent (1990 est. pop. 365,000,000), c.9,400,000 sq mi (24,346,000 sq km), the northern of the two continents of the Western Hemisphere. , Europe, Japan and Asia. Visit Synopsys online at http://www.synopsys.com/.

Customer Contacts:

Synopsys, Inc.

700 E. Middlefield Road

Mountain View, CA 94043

866-537-6654

prof-services@synopsys.com

Fujitsu Limited

Electronic Devices Group

ASIC, Multimedia Marketing and IP Alliance

+81-3-5322-3323

edevice@fujitsu.com

Synopsys and Physical Compiler are registered trademarks of Synopsys, Inc. All other trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.
COPYRIGHT 2003 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2003, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Geographic Code:1USA
Date:Sep 29, 2003
Words:840
Previous Article:Sarah McLachlan - Basking in the 'Afterglow' of Her First New Studio Album in 6 Years.
Next Article:The New InnVision Georgia Travis Center for At-Risk Women and Children Opens Today; Cadence Stars & Strikes $675,000 Donation Key to Building New...
Topics:



Related Articles
Fujitsu Announces Worldwide Sign-Off Support for Synopsys' PrimeTime Static Timing Analysis Tool.
Synopsys and Fujitsu Partner to Provide New SPARClite Models for Hardware/Software Co-Verification.
NEC Adopts Synopsys' PrimeTime Unique Model Extraction Capabilities for Its Complex Embedded Processor Designs.
Synopsys Professional Services Team Enables Development of Fujitsu Laboratories Ltd. FR-V Microprocessor Family.
Synopsys' Formality Supported by Fujitsu With Latest ASIC Libraries; New Libraries Speed Multimillion-Gate SoCs to Market.
Fujitsu Ltd. Purchases Monterey's IC Wizard for Hierarchical Design Planning; Integration Into ASIC Flow Accelerates Delivery of Large Designs At...
Synopsys Physical Synthesis Integrated Into NEC's Hierarchical Design Flow.
Fujitsu Integrates Synopsys' Physical Compiler Into Its ASIC Design Flow.
Fujitsu Standardizes on Synopsys' PrimeTime Delay Calculator in Its ASIC Design Flow.
Fujitsu Deploys 65nm Reference Design Flow Based on Cadence Encounter GXL Technology; Fujitsu Extends Consecutive First Silicon Success with 150 ASIC...

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles